SN75LVDS388

The SN75LVDS388 and 'LVDT388 ( T designates integrated termination) are eight and the'LVDS386 and 'LVDT386 sixteen differential line receivers respectively that implement the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3-V supply rail. Any of the eight or sixteen differential receivers will provide a valid logical output state with a ±100 mV differential input voltage within the input commonmode voltage range. The input common-mode voltage range allows 1 V of ground potential difference between two LVDS nodes. Additionally,the high-speed switching of LVDS signals almost always require the use of a line impedance matching resistor at the receiving end of the cable or transmission media. The LVDT products eliminate this external resistor by integrating it with the receiver SN75LVDS388.