Features: • 8-bit 8051-Compatible Microcontroller (MCU) ith Embedded SuperFlash Memory Fully Software Compatible Development Toolset Compatible Pin-For-Pin Package Compatible• SST89E5xRD2 Operation 0 to 40 MHz at 5V• SST89V5xRD2 Operation 0 to 33 MHz at 3V• 1 KByte Internal...
SST89E54RD: Features: • 8-bit 8051-Compatible Microcontroller (MCU) ith Embedded SuperFlash Memory Fully Software Compatible Development Toolset Compatible Pin-For-Pin Package Compatible• SST89E5xRD...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

The SST89E5xRD2/RD and SST89V5xRD2/SST89E54RD are embers of the FlashFlex51 family of 8-bit microcontroller roducts designed and manufactured with SST's patented nd proprietary SuperFlash CMOS semiconductor process echnology. The split-gate cell design and thick-oxide unneling injector offer significant cost and reliability benefits or SST's customers. The devices use the 8051 instruction et and are pin-for-pin compatible with standard 8051 icrocontroller devices.
The SST89E54RD come with 16/24/40 KByte of on-chip flash EEPROM program memory which is partitioned into 2 independent program memory blocks. The primary Block 0 occupies 8/16/32 KByte of internal program memory space and the secondary Block 1 occupies 8 KByte of internal program memory space.
The 8-KByte secondary block can be mapped to the lowest location of the 8/16/32 KByte address space; it can also be hidden from the program counter and used as an independent EEPROM-like data memory.In addition to the 16/24/40 KByte of EEPROM program memory on-chip, the devices can address up to 64 KByte of external program memory. In addition to 1024 x8 bits of on-chip RAM, up to 64 KByte of external RAM can be addressed.
The flash memory blocks can be programmed via a standard 87C5x OTP EPROM programmer fitted with a special adapter and the firmware for SST's devices. During poweron reset, the SST89E54RDs can be configured as either a slave to an external host for source code storage or a master to an external host for an in-application programming (IAP) operation.The devices are designed to be programmed in-system and in-application on the printed circuit board for maximum flexibility. The SST89E54RDs are pre-programmed with an example of the bootstrap loader in the memory, demonstrating the initial user program code loading or subsequent user code updating via the IAP operation. The sample bootstrap loader is available for the user's reference and convenience only; SST does not guarantee its functionality or usefulness. Chip-Erase or Block-Erase operations will erase the pre-programmed sample code.