PinoutSpecifications Symbol Parameter Value Unit VSS Voltage on VDD pins with respect to ground -0.5, +6.5 V VSS Voltage on any pin with respect to ground -0.3 to VDD +0.3 V Input current on any pin during overload condition -10, +10 mA Absolute sum of all input cur...
ST10R167: PinoutSpecifications Symbol Parameter Value Unit VSS Voltage on VDD pins with respect to ground -0.5, +6.5 V VSS Voltage on any pin with respect to ground -0.3 to VDD +0.3 V ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: SpecificationsDescription This is the description of ST10 family: This programming manu...

| Symbol | Parameter | Value | Unit |
| VSS | Voltage on VDD pins with respect to ground | -0.5, +6.5 | V |
| VSS | Voltage on any pin with respect to ground | -0.3 to VDD +0.3 | V |
| Input current on any pin during overload condition | -10, +10 | mA | |
| Absolute sum of all input currents during overload condition | |100| | mA | |
| Ptot | Power Dissipation | 1.5 | W |
| Tamb | Ambient Temperature under bias | -40, +125 | °C |
| Tstg | Storage Temperature | -65, +150 | °C |
Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions (VIN>VDD or VIN<VSS) the voltage on pins with respect to ground (VSS) must not exceed the values defined by the Absolute Maximum Ratings.
The ST10R167 is a derivative of the STMicroelectronics ST10 family of 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 12.5 million instructions per second) with high peripheral functionality and enhanced I/O capabilities.
The ST10R167 also provides on-chip high-speed RAM and clock generation via PLL.