Features: The ST20-C1 has the following features:• It is implemented as a 2-way superscalar, 3-stage pipeline, with an internal 16- word register cache. This architecture can sustain 4 instructions in progress, with a maximum of 2 instructions completing per cycle.• It uses a variable ...
ST20-C1: Features: The ST20-C1 has the following features:• It is implemented as a 2-way superscalar, 3-stage pipeline, with an internal 16- word register cache. This architecture can sustain 4 instruc...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: ·ANSI C compiler (X3.159-1989).·Excellent compile time diagnostics.·Global and local opt...
This manual provides a summary and reference to the ST20 architecture and instruction set for the ST20-C1 core.
ST20 is a technology for building successful embedded VLSI designs. ST20 devices comprise a collection of VLSI macro-cells connected through a high-performance onchip bus. This architecture allows the easy construction of both general purpose (e.g. ST20-MC1 micro-controller) and application specific devices (e.g. ST20-TPx digital set top box family).
The ST20 macro-cell library includes CPU micro-cores, on-chip memories and a wide range of digital and analogue I/O devices. SGS-THOMSON offers a range of ST20 CPU micro-cores, allowing the best cost vs. performance trade-off to be achieved in each application area. This manual describes the ST20-C1 CPU micro-core.
ST20 devices are available from SGS-THOMSON and licensed second source vendors.