Features: ` Sub-low voltage differential signaling: VOD = 150mV with RT = 100, CL = 10pF` Clock range: 4 to 27 MHz in parallel mode,BYP = Gnd` Operative frequency serial mode, BYP = VDD; DIN0 to DOUT, CLKIN to CLKOUT,fOPR = 1 to 208 MHz max` Embedded DPLL requires no external components` Output vo...
STSLVDSP27: Features: ` Sub-low voltage differential signaling: VOD = 150mV with RT = 100, CL = 10pF` Clock range: 4 to 27 MHz in parallel mode,BYP = Gnd` Operative frequency serial mode, BYP = VDD; DIN0 to DOU...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
| Symbol | Parameter |
Value |
Unit |
| VDD | Supply voltage |
-0.5 to 4.6 |
V |
| VIO | SubLVDS bus supply voltage |
-0.5 to 4.6 |
V |
| VI | DC input voltage (DIN0-DIN7, BYP, CLKIN, EN, DV0, DV1) |
-0.5 to 4.6 |
V |
| VO | DC output voltage (DOUT+,DOUT-,CLKOUT+,CLKOUT-) |
-0.5 to (VIO + 0.5) |
V |
| ESD | Electrostatic discharge protection IEC61000-4-2 Contact R = 330, C = 150pF (All Pins vs GND) |
± 2 |
kV |
| TSTG | Storage temperature range |
-65 to +150 |
The STSLVDSP27 is an 8:1 bit serializer with embedded DPLL. The dual differential line drivers implement the electrical characteristics of sub-low voltage differential signaling (subLVDS), bringing out the serialized data and related synchronous clock signal. The STSLVDSP27 serializer IC is provided with two power supply rails, VDD and VIO. The first supply is related to the logic levels of the input data (DIN0-DIN7, CLKIN) and Enables (EN, BYP, DV0, DV1) pins. VIO provides the power supply to the output current drivers in the device. VIO is always expected to be a nominal 1.8V. VDD depends on the application, but will always be equal to or higher than VIO. In order to minimize static current consumption, it is possible to shut down the transmitters when the interface is not used by setting a power-down (EN) pin. This operation reduces the maximum current consumption to 20A, making this device ideal for portable applications like mobile phones and portable battery equipment. Simplified functionality can be reached using the BYP select pin, which disables the internal DPLL circuitry. When this pin is High the device can work with serialized signals from DIN0 input only. A synchronous CLKIN signal must be provided and it will be put-out using sub- LVDS level by CLKOUT port; the sub-LVDS data will be put-out by DOUT port at a maximum frequency of 208Mhz. This innovative device provides an optimized high-speed link solution from different CMOS sensor devices (parallel or serial outputs) to more advanced graphic controllers in mobile phone applications. All inputs and outputs are equipped with protection circuits against static discharge, providing ESD immunity from transient excess voltage. The STSLVDSP27 is designed for operation over the commercial temperature range -40°C to 85°C.