Position: Home  > All Categories> Integrated Circuits (ICs) > SUM40N02-09P

SUM40N02-09P

Specifications SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED) Parameter Symbol Test Conditions SimulatedData MeasuredData Unit Static Gate Threshold Voltage VGS(th) VDS = VGS, ID = 250 A 1.7 V On-State Drain Currenta ID(on) VDS = 5 V, VGS = 10 V 438 A Drain-...

product image

SUM40N02-09P Picture
See larger image
SeekIC No. : 004509309 Detail

SUM40N02-09P: Specifications SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED) Parameter Symbol Test Conditions SimulatedData MeasuredData Unit Static Gate Threshold Voltage VGS(th) VDS = VGS...

SUM40N02-09P Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
SUM40N02-09P
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Specifications

SPECIFICATIONS (TJ = 25°C UNLESS OTHERWISE NOTED)
Parameter Symbol Test Conditions Simulated
Data		 Measured
Data		 Unit
Static
Gate Threshold Voltage VGS(th) VDS = VGS, ID = 250 A 1.7   V
On-State Drain Currenta ID(on) VDS = 5 V, VGS = 10 V 438   A
Drain-Source On-State Resistancea rDS(on) VGS = 10 V, ID = 20A 0.0078 0.008 Ω
VGS = 10 V, ID = 20A, TJ = 125°C 0.010

 VGS = 4.5V, ID =20 A

 0.0136 0.0135
Forward Voltagea VSD IS = 40 A, VGS = 0 V 0.91 1.1 V
Dynamicb
Input Capacitance Ciss VGS = 0 V, VDS =10 V, f = 1 MHz 1212 1300 pF
Output Capacitance Coss 470 470
Reverse Transfer Capacitance Crss 237 275
Total Gate Chargec Qg VDS = 10V, VGS = 4.5 V, ID = 40 A 10.6 10.5 nC
Gate-Source Chargec Qgs 4.2 4.2
Gate-Drain Chargec Qgd 4 4
Turn-On Delay Timec td(on) VDD = 10 V, RL = 0.25Ω
ID= 40A, VGEN = 10 V, RG = 2.5 Ω		 9 8 ns
Rise Timec tr 9 10
Turn-Off Delay Timec td(off) 32 25
Fall Timec tf 10 12
Source-Drain Reverse Recovery Time trr IF = 40 A, di/dt = 100 A/µs 31 35



Description

The attached spice model of SUM40N02-09P describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the −55 to 125°C temperature ranges under the pulsed 0 to 10V gate drive. The saturated output impedance of SUM40N02-09P is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network of SUM40N02-09P is used to model the gate charge characteristics while avoiding convergence difficulties of the switched Cgd model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the SUM40N02-09P.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Semiconductor Modules
2DI300A-050-03
7MBR25SA-120-50
Isolators
HCPL062N
HCPL316J
Optoelectronics
SFH7770
TLP423J
Computers, Office - Components, Accessories
DS-4008HCI
LB104V03(A1)
Capacitors
GRM188R71H103KA01D
GRM21BR71H104KA01L
Switches
US32DMRJ
HBGQ22P-11ET
View more