SY100E241

The SY10/SY100E241 are 8-bit shiftable registers designed for use in new, high-performance ECL systems. Unlike the E141, the SY100E241 features internal data feedback organized such that the SHIFT control overrides the HOLD, /LOAD control. Thus, the normal operations of HOLD and LOAD can be toggled with a single control line without the need for external gating. This configuration also enables switching to scan mode with the single SHIFT control line.

The eight inputs D0D7 accept parallel input data, SY100E241, while S-IN accepts serial input data when in shift mode. Data is accepted a set-up time before the rising edge of CLK. Shifting is also accomplished on the rising clock edge. A HIGH on the Master Reset pin (MR) asychronously resets all the registers to zero.