Features: · 3.3V power supply· 1.9ns typical propagation delay· 275MHz fMAX (Clock bit stream, not pseudo-random)· Differential LVPECL inputs· 24mA LVTTL outputs· Flow-through pinouts· Internal input resistors: pulldown on D, pulldown and pullup on /D· Q output will default LOW with inputs open or...
SY100EPT21L: Features: · 3.3V power supply· 1.9ns typical propagation delay· 275MHz fMAX (Clock bit stream, not pseudo-random)· Differential LVPECL inputs· 24mA LVTTL outputs· Flow-through pinouts· Internal inpu...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
DescriptionThe SY10/100E111 are low skew 1-to-9 differential drivers designed for clock distributi...

Symbol |
Paramter |
Value |
Unit |
VCC |
Power Supply Voltage | 0.5 to +3.8 |
V |
VI |
PECL Input Voltage | 0V to VCC+0.5 |
V |
VO |
Voltage Applied to Output at HIGH State |
0.5 to VCC |
V |
| IO | Current Applied to Output at LOW State |
Twice the Rated IOL |
mA |
Tstore |
Storage Temperature | 65 to +150 |
|
TA |
Operating Temperature | 40 to +85 |
The SY100EPT21L is a single differential LVPECL-to- LVTTL translator using a single +3.3V power supply. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The small outline 8-lead SOIC package and low skew single gate design make the SY100EPT21L ideal for applications that require the translation of a clock or data signal where minimal space, low power, and low cost are critical.
VBB allows a differential, single-ended, or AC-coupled interface to the device. If used, the VBB output of SY100EPT21L should be bypassed to VCC with 0.01F capacitor.
Under open input conditions, the /D will be biased at a VCC/2 voltage level and the D input will be pulled to ground. This condition of SY100EPT21L will force the Q output low to provide added stability.
The SY100EPT21L is compatible with positive ECL 100K logic levels.