Features: Translates positive ECL to TTL (PECL-to-TTL)300ps pin-to-pin skew500ps part-to-part skewDifferential internal design for increased noise immunity and stable threshold inputsVBB reference outputSingle supplyEnable inputLatch enable inputExtra TTL and ECL power/ground pins to reduce cross-...
SY10H841: Features: Translates positive ECL to TTL (PECL-to-TTL)300ps pin-to-pin skew500ps part-to-part skewDifferential internal design for increased noise immunity and stable threshold inputsVBB reference o...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
DescriptionThe SY10/100E111 are low skew 1-to-9 differential drivers designed for clock distributi...

| Symbol | Rating | Value | Unit |
| VE (ECL) VT (TTL) |
Power Supply Voltage |
0.5 to +7.0 0.5 to +7.0 |
V |
| VI (ECL) VOUT (TTL) |
Input Voltage | 0.0 to VEE 0.0 to VT |
V |
| Tstore | Storage Temperature | 65 to +150 | °C |
| TA | Operating Temperature | 0 to +85 | °C |
The SY10H841/100H841 are single supply, low skew translating 1:4 clock drivers.
The SY10H841 feature a 24mA TTL output stage, with AC performance specified into a 50pF load capacitance.
A latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled low by the internal pulldowns) the latch is transparent. A HIGH on the enable pin (EN) forces all outputs LOW.
As frequencies increase to 40MHz and above, precise timing and shaping of clock signals becomes extremely important. The SY10H841 solves several clock distribution problems such as minimizing skew (300ps), maximizing clock fanout (24mA drive), and precise duty cycle control through a proprietary differential internal design.
The SY10H841 version is compatible with 10KH ECL logic levels. The 100K version is compatible with 100K levels.