TSB12LV21B

Features: ·IEEE Standard for a 1394-1995 Compliant·IEEE Standard for a 1212-1991 Compliant·Supports IEEE 1394-1995 Link Layer Control·PCI Local Bus Specification Rev. 2.1 Compliant·Supports IEEE 1394 Transfer Rates of 100, 200, and 400 Mb per second·3.3-V Core Logic while Maintaining 5-V Tolerant ...

product image

TSB12LV21B Picture
SeekIC No. : 004529117 Detail

TSB12LV21B: Features: ·IEEE Standard for a 1394-1995 Compliant·IEEE Standard for a 1212-1991 Compliant·Supports IEEE 1394-1995 Link Layer Control·PCI Local Bus Specification Rev. 2.1 Compliant·Supports IEEE 139...

floor Price/Ceiling Price

Part Number:
TSB12LV21B
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/3/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

·IEEE Standard for a 1394-1995 Compliant
·IEEE Standard for a 1212-1991 Compliant
·Supports IEEE 1394-1995 Link Layer Control
·PCI Local Bus Specification Rev. 2.1 Compliant
·Supports IEEE 1394 Transfer Rates of 100, 200, and 400 Mb per second
·3.3-V Core Logic while Maintaining 5-V Tolerant Inputs
·Performs the Function of 1394 Cycle Master
·Provides 4K Bytes of Configurable FIFO RAM
·Provides 5 Scatter-Gather DMA Channels
·Provides Software Control of Interrupt Events
·Provides 4 General-Purpose Input/Outputs
·Supports Plug-and-Play (PnP) Specification
·Generates 32-bit CRC for Transmission of 1394 Packets
·Performs 32-bit CRC Checking on Reception of 1394 Packets
·Provides PCI Bus Master Function for Supporting DMA Operations
·Provides PCI Slave Function for Read/Write Access of Internal Registers
·Supports Distributed DMA Transfers Between 1394 and Local Bus RAM, ROM, AUX, or Zoomed Video
·Advanced Submicron, Low-Power CMOS Technology
·Packaged in a 176-Pin PQFP (PGF)



Pinout

  Connection Diagram


Specifications

Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 0.5 V to 4 V
VCCP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 6 V
VCC5V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  0.5 V to 6 V
Input voltage range for Universal PCI, VI: PCI . . . . . . . . . . 0.5 V to VCCP + 0.5 V
Input voltage range for 5-V tolerant TTL/LVCMOS, VI: . . .  0.5 V to VCC5V + 0.5 V
Output voltage range for Universal PCI, VO . . . . . . . . . . . .. 0.5 V to VCCP + 0.5 V
Output voltage range for 5-V tolerant TTL/LVCMOS, VO . . .0.5 V to VCC5V + 0.5 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 2) . . . . . . . . . . . . . ± 20 mA
Output clamp current, IOK (VO < 0 or VO > VCC) (see Note 3) . . . . . . . . . . ± 20 mA
NOTES:
1. Applies to external input and bidirectional buffers. For 5-V tolerant buffers, use VI > VCC5V. For Universal PCI, use VI > VCCP.
2. Applies to external output and bidirectional buffers. For 5-V tolerant buffers, use VO > VCC5V. For Universal PCI, use VO > VCCP.




Description

The TSB12LV21B (PCILynx-2) provides a high-performance IEEE 1394-1995 interface with the capability to transfer data between the 1394 PHY-link interface, the PCI bus interface, and external devices connected to the local bus interface. The 1394 PHY-link interface provides the connection to the 1394 physical layer device; it is supported by the on-board link layer controller (LLC). The LLC provides the control for transmitting and receiving 1394 packet data between the FIFO and PHY-link interface at rates of 100 Mbit/s, 200 Mbit/s, and 400 Mbit/s. The link layer also provides the capability to receive status from the physical layer device and to access the physical layer control and status registers by the application software. The PCILynx2 complies with
`PCI Local Bus Specification, Revision 2.1
`IEEE Standard for a 1394-1995 High Performance Serial Bus
`IEEE Standard 1212-1991
`IEEE Standard Control and Status Register (CSR) Architecture for Microcomputer Buses
An internal 4Kbyte-memory can be configured as multiple variable-size FIFOs, eliminating the need for external FIFOs. Separate FIFOs are user configurable to support 1394 receive, asynchronous transmit, and isynchronous transmit transfer operations.

The PCI interface supports 32-bit burst transfers up to 33 MHz and is capable of operating both as a master and as a target device. Configuration registers can be loaded from an external serial EEPROM, allowing board and system designers to assign their own unique identification codes. An autoboot mode allows data-moving systems (such as docking stations) to be designed to operate on the PCI bus without the need for a host CPU.

The DMA controller uses packet control list (PCL) data structures to control the transfer of data and allow the DMA to operate without host CPU intervention. These PCLs can reside in PCI memory or in memory that is connected to a local bus port. The PCLs implement an instruction set that allows linking, conditional branching, 1394 data transfer control, auxiliary support commands, and status reporting. Five DMA channels accommodate programmable data types. PCLs can be chained together to form a channel control program that can be developed to support each DMA channel. Data can be stored in either big endian or little endian format, eliminating the need for the host CPU to perform byte swapping. Data can be transferred either to 4-byte aligned locations, to provide the highest performance, or to nonaligned locations, to provide the best memory use.

The RAM, ROM, AUX, ZV, and general purpose I/O (GPIO) ports collectively make up the local bus interface. These ports mapped into the PCI address, can be accessed either through the PCI bus or through internal DMA  ransactions. Internal transactions do not appear on the external PCI bus, thereby conserving PCI bandwidth. DMA packet control lists or other data may be stored in external RAM or ROM attached to the local bus interface.

This further reduces PCI bus use and generally improves performance. The ZV local bus port is designed to transfer data from 1394 video devices to an external device connected to the PCILynx-2 ZV port. This interface provides a method for receiving 1394 digital camera packets directly from a ZV-compliant device attached to the local bus interface.

Built-in test registers, a dedicated test output terminal, and four GPIO terminals allow observation of internal states and provide a convenient software debug capability. Programmable interrupts are available to inform driver software of important events, such as 1394 bus resets and DMA-to-PCL transfer completion.

The 3.3-V internal operation provides reduced power consumption, while maintaining compatibility with 5-V signaling environments. The PCI interface is compatible with both 3-V and 5-V PCI systems.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Circuit Protection
Cable Assemblies
Tapes, Adhesives
803
Programmers, Development Systems
Sensors, Transducers
Resistors
View more