UDA1324TS

Features: General· Low power consumption· Ultra low power supply voltage from 1.9 to 2.7 V · Selectable control via L3 microcontroller interface or via static pin control· System clock frequencies of 256fs, 384fs and 512fs selectable via L3 interface or 256fs and 384fs via static pin control· Supp...

product image

UDA1324TS Picture
SeekIC No. : 004536236 Detail

UDA1324TS: Features: General· Low power consumption· Ultra low power supply voltage from 1.9 to 2.7 V · Selectable control via L3 microcontroller interface or via static pin control· System clock frequencies o...

floor Price/Ceiling Price

Part Number:
UDA1324TS
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

General
· Low power consumption
· Ultra low power supply voltage from 1.9 to 2.7 V
· Selectable control via L3 microcontroller interface or via static pin control
· System clock frequencies of 256fs, 384fs and 512fs selectable via L3 interface or 256fs and 384fs via static pin control
· Supports sampling frequencies (fs) from 16 to 48 kHz
· Integrated digital filter plus non inverting
    Digital-to-Analog Converter (DAC)
· No analog post filtering required for DAC
· Slave mode only applications
· Easy application
· Small package size (SSOP16).
Multiple format input interface
· L3 mode: I2S-bus, MSB-justified or LSB-justified 16, 18 and 20 bits format compatible
· Static pin mode: I2S-bus or LSB-justified 16, 18 and 20 bits format compatible
· 1fs input format data rate.
DAC digital sound processing
· Digital logarithmic volume control in L3 mode
· Digital de-emphasis selection for 32, 44.1 and 48 kHz sampling frequencies in L3 mode or 44.1 kHz sampling frequency in static pin mode
· Soft mute control in static pin mode or in L3 mode.
    Advanced audio configuration
· Stereo line output (volume control in L3 mode)
· High linearity, wide dynamic range and low distortion.



Application

· Portable digital audio equipment.


Pinout

  Connection Diagram


Specifications

SYMBOL PARAMETER CONDITIONS MIN. MAX.
UNIT
VDDD digital supply voltage note 1 - 5.0
V
VDDA analog supply voltage note 1 5.0 V
Txtal(max) maximum crystal temperature - 150
Tstg storage temperature -65 +125
Tamb ambient temperature -40 +85
Vesd electrostatic discharge voltage note 2 -3000 +3000
V
note 3 -300 +300
V
Isc(DAC) short-circuit current of DAC note 4
output short-circuited to VSSA(DAC)
output short-circuited to VDDA(DAC)
-
-
450
300
mA
mA

Notes
1. All supply connections must be made to the same power supply.
2. Equivalent to discharging a 100 pF capacitor via a 1.5 k series resistor, except pin 14 which can withstand ESD
pulses of -2500 to +2500 V.
3. Equivalent to discharging a 200 pF capacitor via a 2.5 H series inductor.
4. Short-circuit test at Tamb = 0 °C and VDDA = 3 V. DAC operation after short-circuiting cannot be warranted.



Description

The UDA1324TS is a single-chip stereo DAC employing bitstream conversion techniques. The ultra low-voltage requirements make the device eminently suitable for use in portable digital audio equipment which incorporates playback functions.

The UDA1324TS supports the I2S-bus data format with word lengths of up to 20 bits, the MSB-justified data format with word lengths of up to 20 bits and the LSB-justified serial data format with word lengths of 16, 18 and 20 bits. The UDA1324TS can be used in two modes: L3 mode or static pin mode.

In the L3 mode, all digital sound processing features must be controlled via the L3 interface, including the selection of the system clock setting.

In the two static modes, the UDA1324TS can be operated in the 256fs and 384fs system clock mode. Muting, de-emphasis for 44.1 kHz and four digital input formats (I2S-bus or LSB-justified 16, 18 and 20 bits) can be selected via static pins. The L3 interface cannot be used in this application mode, so volume control is not available in this mode.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Motors, Solenoids, Driver Boards/Modules
Memory Cards, Modules
Cables, Wires
Transformers
Static Control, ESD, Clean Room Products
View more