Position: Home  > All Categories> Integrated Circuits (ICs) > V850E/MA1

V850E/MA1

Features: The features of the PCI host bridge macro are as follows.• PCI bus master cycle controlPCI configuration register read/write single cyclePCI I/O register read/write single cyclePCI memory read/write single cycle• PCI bus slave cycle controlPCI memory read/write cycle (burst t...

product image

V850E/MA1 Picture
See larger image
SeekIC No. : 004540456 Detail

V850E/MA1: Features: The features of the PCI host bridge macro are as follows.• PCI bus master cycle controlPCI configuration register read/write single cyclePCI I/O register read/write single cyclePCI m...

V850E/MA1 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
V850E/MA1
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/25

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

The features of the PCI host bridge macro are as follows.
• PCI bus master cycle control
PCI configuration register read/write single cycle
PCI I/O register read/write single cycle
PCI memory read/write single cycle
• PCI bus slave cycle control
PCI memory read/write cycle (burst transfer up to 8 doublewords (32 bits × 8 bursts))
• PCI bus arbiter control
Up to 8 masters can be controlled (one of them is occupied by the PCI host bridge macro)
Bus parking master: Limited to PCI host bridge macro/selectable from the last accessed master
• PCI bus error processing
An error interrupt is generated for master abort/target abort/PERR# reception/SERR# reception
The address immediately before an error occurs is retained
• PCI bus address conversion control
PCI I/O address and PCI memory address registers are supported to convert the physical addresses from
the CPU to addresses for the PCI bus
• CPU interface control
External bus interface (MEMC)
Data bus width: 32 bits/16 bits
Cycle control by hardware wait control
• SDRAM control
SDRAM is controlled in response to main memory (SDRAM) access from the PCI device
Data bus width: 16 bits/32 bits are supported
• PCI clock
33 MHz supported
SDRAM control and PCI control clocks are designed to be asynchronous


Specifications

Connection Diagram


Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Boxes, Enclosures, Racks
ACLSN12
ACLJIC
Kits
IT243
UVSC-110-4E1
Tapes, Adhesives
803
AC452-2
Optoelectronics
SFH7770
TLP423J
Discrete Semiconductor Products
T508N12TOF
MUR20040
Fans, Thermal Management
3610ML-05W-B49
1608KL-05W-B39
View more