XRT95L53

Features: • System-side Interfaces Single OIF compliant SPI-3 interface with optional support for G-header interface OC-12/STM-4 Serdes Interface (4x1-bit@622Mhz)• Line-side Interfaces Working and protect OC-48/STM-16 Serdes Interfaces (4-bit@622Mhz) - Supports TFI-5 interface Quad OC-...

product image

XRT95L53 Picture
SeekIC No. : 004549538 Detail

XRT95L53: Features: • System-side Interfaces Single OIF compliant SPI-3 interface with optional support for G-header interface OC-12/STM-4 Serdes Interface (4x1-bit@622Mhz)• Line-side Interfaces W...

floor Price/Ceiling Price

Part Number:
XRT95L53
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/18

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• System-side Interfaces
Single OIF compliant SPI-3 interface with optional support for G-header interface
OC-12/STM-4 Serdes Interface (4x1-bit@622Mhz)
• Line-side Interfaces
Working and protect OC-48/STM-16 Serdes Interfaces (4-bit@622Mhz)
    - Supports TFI-5 interface
Quad OC-12/STM-4/OC-3/STM-1 Serdes Interfaces (4x1-bit@622Mhz/155Mhz)
• Support for flexible mapping of client data on a per channel basis into optimal SONET/SDH payloads using Frame-based GFP (GFP -F)
Maps Ethernet data into SONET/SDH payloads using GFP
Maps PPP frames into SONET/SDH payloads using GFP -F
Supports GFP mapping of RPR, MPLS or proprietary client data using the G-header interface
Supports add/drop of client management frames from/to the microprocessor interface
• Supports a G-header interface in order to effectively map RPR, MPLS or proprietary client data over SONET
Compatible with OIF compliant SPI-3 interface
Performs G-header encapsulation/decapsulation
G-header interface can be optionally disabled
• Support for contiguous pointer-based concatenation for higher order paths
Supports mapping of Gigabit Ethernet to STS-48C/AU4-16C, STS12C/AU4-16C or STS3C/AU4 or STS-1/AU3
• Support for a SPI-3 interface with up to 256 logical sub-channels and individual channel flow control
• Support for High Order and Low Order Virtual concatenation with optional Link Capacity Adjustment Scheme (LCAS)
Supports flexible mapping of multi-protocol traffic into standards based high order virtual concatenation channels of STS-3c-Xv/VC-4-Xv  as well as STS-1-Xv/VC-3-Xv
Supports mapping of multi-protocol traffic into standards based low order virtual concatenation channels of VT6/VT2/VT1.5
Supports a total of 64 Virtual Concatenation Groups (VCG's)
Supports Link Capacity Adjustment Scheme per ITU-T G.7042
Provides up to 256 ms of differential delay compensation using external SDRAM interface
• Terminates and processes Section, Line and Path Overhead on OC-48/STM-16, OC-12/STM-4 and OC-3/STM-1 interfaces
Support for extensive performance monitoring on the SONET/SDH interfaces
• Support for on-chip STS-1 cross-connect between the OC-12 Add/drop interface and the Lineside interfaces
• Support for UPSR and 1+1 Linear Automatic Protection Switching
•Supports mapping of data using POS/HDLC framing into SONET/SDH in accordance with RFC2615 & IETF 1662
Optionally supports PPP/BCP (Bridging Control Protocol) encapsulation
Performs ATM cell de-lineation and maps ATM packets into SONET/SDH using POS/HDLC
•Support for 48 DS3 and sub-rate DS3 framers on-chip
Maps/De-maps DS3 signals into SONET/SDH payloads
Supports extensive performance monitoring on DS3 data
Integrated fractional DS3/T3 and scrambling functions
•Supports mapping of Ethernet data over SDH using LAPS framing according to ITU-T X.86
•Supports a 32 bit micro-processor interface for management, configuration, gathering extended statistics and providing interrupts for alarm processing
•Supports performance monitoring and alarms as required by GR.253, G.707 and ANSI T1.105




Application

• Multi-Service Provisioning Platforms (MSPPs)
• SONET/SDH add/drop and terminal multiplexers
• Ethernet Over SONET Platforms (MTU/MDU)
• L2/L3 Switches & Routers



Description

EXtendar 48M (XRT95L53) is a highly integrated OC-48/STM-16, Quad OC-12/STM-4 & OC-3/STM-1 Multi-protocol Framer processor. This XRT95L53 device combines standard OC-48/STM-16, Quad OC-12/STM-4, OC-3/STM-1 SONET framer functions with a flexible packet interface as well as a range of framing and encapsulation techniques integrated on a single chip. EXtendar 48M supports Generic Framing Procedure (GFP) in combination with Virtual Concatenation & LCAS, LAPS, POS, ATM and DS3 capabilities configurable on a per-channel basis.EXtendar 48M is the industry's first device to integrate 48 DS3/Fractional DS3 framers on a single chip. EXtendar 48M, in addition to the SONET OC-48/OC-12/OC-3 interfaces, supports OIF compliant SPI-3 interface with optional support for Exar's proprietary G-header interface. Using this industry first G-header interface, EXtendar 48M provides framing and encapsulation support for RPR, MPLS or proprietary client data that need to be transported over SONET. The unique combination of flexible packet framing and encapsulation features combined with optimal SONET transport capabilities make EXtendar 48M an ideal solution for Multi-service SONET transport, Core as well as DWDM systems.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Tapes, Adhesives
803
Prototyping Products
DE1
Sensors, Transducers
Soldering, Desoldering, Rework Products
Cable Assemblies
View more