ZL50010

Features: • 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation• Rate conversion between the ST-BUS inputs and ST-BUS outputs• Integrated Digital Phase-Locked Loop (DPLL) meets Telcordia GR-1244-CORE Stratum 4 enhanced specifications...

product image

ZL50010 Picture
SeekIC No. : 004551018 Detail

ZL50010: Features: • 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation• Rate conversion between the ST-BUS inputs and ST-BUS outputs• Integrate...

floor Price/Ceiling Price

Part Number:
ZL50010
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/3/28

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 512 channel x 512 channel non-blocking switch at 2.048 Mbps, 4.096 Mbps or 8.192 Mbps operation
• Rate conversion between the ST-BUS inputs and ST-BUS outputs
• Integrated Digital Phase-Locked Loop (DPLL) meets Telcordia GR-1244-CORE Stratum 4 enhanced specifications
• DPLL provides automatic reference switching, jitter attenuation, holdover and free run functions
• Per-stream ST-BUS input with data rate selection  of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps
• Per-stream ST-BUS output with data rate selection of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps; the output data rate can be different than the input data rate
• Per-stream high impedance control output for every ST-BUS output with fractional bit advancement
• Per-stream input channel and input bit delay programming with fractional bit delay
• Per-stream output channel and output bit delay programming with fractional bit advancement
• Multiple frame pulse outputs and reference clock outputs
• Per-channel constant throughput delay
• Per-channel high impedance output control
• Per-channel message mode
• Per-channel Pseudo Random Bit Sequence (PRBS) pattern generation and bit error detection
• Control interface compatible to Motorola nonmultiplexed CPUs
• Connection memory block programming capability
• IEEE-1149.1 (JTAG) test port
• 3.3 V I/O with 5 V tolerant input




Application

• Small and medium digital switching platforms
• Access Servers
• Time Division Multiplexers
• Computer Telephony Integration
• Digital Loop Carriers



Pinout

  Connection Diagram


Specifications

  Parameter Symbol Min Max Units
1 I/O Supply Voltage VDD -0.5 5.0 V
2 Input Voltage V I_3V -0.5 VDD + 0.5 V
3 Input Voltage (5 V tolerant inputs) V I_5V -0.5 7.0 V
4 Continuous Current at digital outputs Io   15 mA
5 Package power dissipation PD   0.75 W
6 Storage temperature TS -55 +125

* Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.


Description

The ZL50010 has 16 ST-BUS inputs (STi0-15) and 16 ST-BUS outputs (STo0-15). It is a non-blocking digital switch with 512 64 kbps channels and performs rate conversion between the ST-BUS inputs and ST-BUS outputs. The ST-BUS inputs accept serial input data streams with the data rate of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps on a per-stream basis. The ST-BUS outputs deliver serial output data streams with the data rate of 2.048 Mbps, 4.096 Mbps or 8.192 Mbps on a per-stream basis. The device also provides 16 high impedance control outputs (STOHZ 0-15) to support the use of external high impedance control buffers.

The ZL50010 has features that are programmable on a per-stream or per-channel basis including message mode, input bit delay, output bit advancement, constant throughput delay and high impedance output control.

The on-chip DPLL meets Telcordia GR-1244-CORE Stratum 4 enhanced specifications (Stratum 4E). It accepts two dedicated timing reference inputs at either 8 kHz, 1.544 MHz or 2.048 MHz. Alternatively, one reference can be replaced by an internal 8 kHz signal derived from the ST-BUS input frame boundary. The DPLL provides automatic reference switching, jitter attenuation, holdover and free run functions. ZL50010 can be used as a system's ST-BUS timingsource which is synchronized to the network. The DPLL can also be bypassed so that the device operates under system timing.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Batteries, Chargers, Holders
RF and RFID
Fans, Thermal Management
Programmers, Development Systems
Cables, Wires - Management
View more