QS5919J-133J, QS5919T, QS5919T-100TQ Selling Leads, Datasheet
MFG:430 Package Cooled:LATTICE D/C:PLCC
QS5919J-133J, QS5919T, QS5919T-100TQ Datasheet download
Part Number: QS5919J-133J
MFG: 430
Package Cooled: LATTICE
D/C: PLCC
MFG:430 Package Cooled:LATTICE D/C:PLCC
QS5919J-133J, QS5919T, QS5919T-100TQ Datasheet download
MFG: 430
Package Cooled: LATTICE
D/C: PLCC
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: QS5.1
File Size: 461481 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: QS5919T
File Size: 132896 KB
Manufacturer: IDT [Integrated Device Technology]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: QS5.1
File Size: 461481 KB
Manufacturer:
Download : Click here to Download
The QS5919T Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to one of two reference clock inputs. Eight outputs are available: 2xQ, Q0-Q4, Q5, Q/2. Careful layout and design ensure < 350ps skew between the Q0-Q4, and Q/2 outputs. The QS5919T includes an internal RC filter which provides excellent jitter characteristics and eliminates the need for external components. Various combinations of feedback and a divide-by-2 in the VCO path allow applications to be customized for linear VCO operation over a wide range of input SYNC frequencies. The PLL can also be disabled by the PLL_EN signal to allow low frequency or DC testing. The LOCK output asserts to indicate when phase lock has been achieved. The QS5919T is designed for use in highperformance workstations, multi-board computers, networking hardware, and mainframe systems. Several can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks.
For more information on PLL clock driver products, see Application Note AN-227.
Symbol |
Rating |
Max. |
Unit | |
VDD, AVDD |
Supply Voltage to Ground |
0.5 to +7 |
V | |
VIN |
DC Input Voltage VIN |
0.5 to +7 |
V | |
Maximum Power Dissipation (TA = 85°C) |
QSOP |
655 |
mW | |
PLCC |
770 |
mW | ||
TSTG |
Storage Temperature Range |
65°C to +150°C |
°C |