SDA9253, SDA9253ES, SDA9253GEG Selling Leads, Datasheet
MFG:SIEMENS Package Cooled:QFP D/C:98+
SDA9253, SDA9253ES, SDA9253GEG Datasheet download

Part Number: SDA9253
MFG: SIEMENS
Package Cooled: QFP
D/C: 98+
MFG:SIEMENS Package Cooled:QFP D/C:98+
SDA9253, SDA9253ES, SDA9253GEG Datasheet download

MFG: SIEMENS
Package Cooled: QFP
D/C: 98+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: SDA9253
File Size: 178851 KB
Manufacturer: SIEMENS [Siemens Semiconductor Group]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: SDA01
File Size: 21011 KB
Manufacturer: SANKEN [Sanken electric]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: SDA01
File Size: 21011 KB
Manufacturer: SANKEN [Sanken electric]
Download : Click here to Download
The SDA 9253 is a triple port 2605056 bit dynamic sequential-access memory for high-data-rate video applications. It is organized as 212 rows by 64 columns by 16 arrays by 12 bit to allow for the storage of 12-bit planes of a TV field (NTSC, PAL, SECAM, MAC) in standard or studio quality (13.5-MHz basic sample rate) or 12-bit planes of parts of a HDTV field. The memory is fabricated using the same CMOS technology used for 4-Mbit standard dynamic random access memories.
The extremely high maximum data rate is achieved by three internal shift registers, each of 16-bit length and 12-bit width, which perform a serial to parallel conversion between the asynchronous input/output data streams and the memory array. The parallel data transfer from the 16X12-bit input shift register C to an addressed location of the memory array and from the memory array to one of the 16 ´ 12-bit output shift registers A or B is controlled by the serial row-(SAR) and column address (SAC) which contains the desired column address and an instruction code (mode bits) for transfer and refresh.
| Parameter | Symbol | Limit Values | Unit | Remarks | |
| min. | max. | ||||
| Storage temperature | Tstg | 55 | 125 | °C | |
| Soldering temperature | Tsold | 260 | °C | ||
| Soldering time | tsold | 10 | s | ||
| Input/output voltage | VI/Q | 1 | 7 | V | |
| Test function input voltage | VI | 1 | 7 | V | For factory use only |
| Power supply voltage | VDD | 1 | 7 | V | |
| Data out current (short circuit) | IQ | 10 | mA | ||
| Total power dissipation | Ptot | 1.2 | W | ||
| Power dissipation per output | PQ | 60 | mW | ||
212 X64 X16 X12-bit organization
Triple port architecture
One 16 X 12-bit input shift register
Two 16 X12-bit output shift registers
Shift registers independently and simultaneously accessible
Continuous data flow even at maximum speed
40-MHz shift rate 0.96-Gbit/s total data rate
All inputs and outputs TTL-compatible
Tristate outputs
Random access of groups of 16 X12 bits for a wide range of applications
Refresh-free operation possible
5 V ± 10 % power supply
0 . 70 °C operating temperature range
Low power dissipation: 700 mW active, 28 mW standby
Suitable for all common TV standards
Allows flicker and noise reduction simultaneously with only one field memory
Applications: TV, VCR, image processing, video printers, data compressors, delay lines, time base correctors,HDTV

