SDA 3546-5

The I²C Bus SDA 3546-5 is a bidirectional 2-line bus for the transfer of data between various integrated circuits. SDA 3546-5 consists of a serial data line SDA and a serial clock line SCL. The data line requires an external pull-up resistor to VCC (open drain output stage).

The possible operational states of the I²C Bus SDA 3546-5 are shown in figure 1. In the quiescent state, both lines SDA and SCL are high, i.e. the output stage of the data line is disabled. As long a SCL remain "1", information changes on the data bus indicate the start or the end of data transfer SDA 3546-5 between two components.

The transition on SDA from "1" to "0" is a start condition, the transition from "0" to "1" is a stop condition. During a data transfer the information of SDA 3546-5 on the data bus will only change while the clock line SCL is "0". The information on SDA is valid as long as SCL is "1".

In conjunction with an I²C Bus system, the memory component of SDA 3546-5 can operate as a receiver and as a transmitter (slave receiver or slave transmitter). Between a start and stop condition, information is always transmitted in byte-organized form. Between the falling edge of the eighth clock pulse and a ninth acknowledge clock pulse, the memory component sets the SDA-line to low as a confirmation of reception, if the SDA 3546-5 select conditions have been met. During the output of data, the data output of the memory is high in impedance during the ninth clock pulse (acknowledge master).

The necessary temporary signal function of SDA 3546-5 for the operation of the I²C Bus is shown in figure 2.