TDA1001BT, TDA1002, TDA10021HT Selling Leads, Datasheet
MFG:PHILIPS Package Cooled:N/A D/C:03+
TDA1001BT, TDA1002, TDA10021HT Datasheet download

Part Number: TDA1001BT
MFG: PHILIPS
Package Cooled: N/A
D/C: 03+
MFG:PHILIPS Package Cooled:N/A D/C:03+
TDA1001BT, TDA1002, TDA10021HT Datasheet download

MFG: PHILIPS
Package Cooled: N/A
D/C: 03+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TDA1001BT
File Size: 111035 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TDA10021
File Size: 94968 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TDA10021HT
File Size: 94968 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
The TDA1001B is a monolithic integrated circuit for suppressing interference and noise in FM mono and stereo receivers.
| Supply voltage (pin 9) | VP | 18 | V |
| Input voltage (pin 1) | V1-16 | VP | V |
| Output current (pin 6) | I6 | 1 | mA |
| -I6 | 15 | mA | |
| Total power dissipation | see derating curves Fig.2 | ||
| Storage temperature range | Tstg | °C | |
| Operating ambient temperature range | Tamb | °C | |
The TDA10021HT is a single-chip DVB-C channel receiver for 4, 16, 32, 64, 128 and 256 QAM modulated signals. The device interfaces directly to the IF signal, which is sampled by a 10-bit ADC.
The TDA10021HT performs the clock and the carrier recovery functions. The digital loop filters for both clock and carrier recovery are programmable in order to optimize their characteristics according to the current application.
After baseband conversion, equalization filters are used for echo cancellation in cable applications. These filters are configured as either a T-spaced transversal equalizer or a Decision Feedback Equalizer (DFE), so that the system performance can be optimized according to the network characteristics. A proprietary equalization algorithm, independent of carrier offset, is achieved in order to assist carrier recovery. A decision directed algorithm then takes place, to achieve final equalization convergence.
The TDA10021HT implements a FORNEY convolutional de-interleaver of depth 12 blocks and a Reed-Solomon decoder which corrects up to 8 erroneous bytes. The de-interleaver and the RS decoder are automatically synchronized by the frame synchronization algorithm which uses the MPEG-2 sync byte. Finally descrambling according to DVB-C standard, is achieved at the Reed Solomon output. This device is controlled via an I2C-bus.
Designed in 0.2 mm CMOS technology and housed in a 64 pin TQFP package, the TDA10021HT operates over the commercial temperature range.
· Cable set-top boxes
· Cable modems
· MMDS (ETS 300-749) set-top boxes.

