TDA10085HT, TDA10085HTB3, TDA10086HT Selling Leads, Datasheet
MFG:PHILIPS Package Cooled:02+ D/C:03+
TDA10085HT, TDA10085HTB3, TDA10086HT Datasheet download

Part Number: TDA10085HT
MFG: PHILIPS
Package Cooled: 02+
D/C: 03+
MFG:PHILIPS Package Cooled:02+ D/C:03+
TDA10085HT, TDA10085HTB3, TDA10086HT Datasheet download

MFG: PHILIPS
Package Cooled: 02+
D/C: 03+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: TDA10085HT
File Size: 96179 KB
Manufacturer: PHILIPS [Philips Semiconductors]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TDA 4601
File Size: 1417404 KB
Manufacturer:
Download : Click here to Download
PDF/DataSheet Download
Datasheet: TDA 4601
File Size: 1417404 KB
Manufacturer:
Download : Click here to Download
The TDA10085 is a single-chip channel receiver for satellite television reception matching both DSS and DVB-S standards. The device contains a dual 6-bit flash ADC, variable rate BPSK/QPSK coherent demodulator and forward error correction functions. The ADC interfaces directly with I and Q analog baseband signals. After analog-to-digital conversion, the TDA10085 implements a bank of cascadable filters as well as anti-alias and half-Nyquist filters. An analog AGC signal is generated using an amplitude estimation function. The TDA10085 performs clock recovery at twice the baud rate and achieves coherent demodulation without any feedback to the local oscillator. Forward error correction is built around two error-correcting codes: a Reed-Solomon (outer code) and a Viterbi decoder (inner code). The Reed-Solomon decoder corrects up to 8 erroneous bytes among the N (204) bytes of one data packet. A convolutional de-interleaver is located between the Viterbi output and the Reed-Solomon decoder input. The de-interleaver and Reed-Solomon decoder are automatically synchronized according to a frame synchronization algorithm that uses the sync pattern present in each packet. The TDA10085 is controlled via an I2C-bus interface. The circuit operates at sampling frequencies up to 100 MHz, can process variable modulation rates and achieves transmission rates up to 45 Mbaud. Furthermore, for dish control applications, hardware supports DiSEqc 1.x with control access via the I2C-bus.
An interrupt line that can be programmed to activate on events or on timing information is provided.
Designed in 20 micron CMOS technology and housed in a TQFP64 package, the TDA10085 operates over the commercial temperature range.
| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| VVDDE | DC supply voltage | -0.5 | +4.1 | V |
| VVDDI | DC core supply voltage | -0.5 | +2.2 | V |
| VI | DC input voltage | -0.5 | VVDDE + 0.5 | V |
| Tamb | ambient temperature | 0 | 70 | °C |
| Tj | junction temperature | - | 150 | °C |
| Tsp | solder point temperature | - | 300 | °C |
Note
1. Stresses above the Absolute Maximum Ratings may cause permanent damage to the device. Exposure to Absolute Maximum Ratings conditions for extended periods may affect device reliability.

