54LS194A General Description
This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a
shift register they feature parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control
nputs and a direct overriding clear line The register has our distinct modes of operation namely: Parallel (broadside) load right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing)Synchronous parallel loading is accomplished by applying he four bits of data and taking both mode control inputs S0
and S1 high The data is loaded into the associated flip- lops and appear at the outputs after the positive transition
of the clock input During loading serial data flow is inhibited
Shift right is accomplished synchronously with the rising edge of the clock pulse when S0 is high and S1 is lowSerial data for this mode is entered at the shift-right data input When S0 is low and S1 is high data shifts left synchronously and new data is entered at the shift-left serial input
Clocking of the flip-flop is inhibited when both mode control inputs are low
54LS194A Maximum Ratings
SupplyVoltage................................................................. 7V
InputVoltage ...................................................................7V
Operating Free Air Temperature Range
54LS ..........................................................-55to +125
DM74LS ...........................................................0to +70
StorageTemperatureRange........................... -65to+ 150
54LS194A Features
Parallel inputs and outputs
Four operating modes
Synchronous parallel load
Right shift
Left shift
Do nothing
Positive edge-triggered clocking
Direct overriding clear
Map list: ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789All