Purchase 82C900, In-stock 82C900 From SeekIC.
- Table of contents:
82C900
-
Suppliers
DataSheet
General Description
82C900 Maximum Ratings
| Parameter | Symbol | Limit Values | Unit | Notes | |
| min. | max. | ||||
| Storage temperature | TST | -65 | 150 | ||
| Voltage on VDD pins withrespect to ground (VSS ) |
VDD | -0.5 | 6.5 | V | |
| Voltage on any pin withrespect to ground (VSS ) |
VIN | -0.5 | VDD +0.5 | V | |
| Input current on any pin during overload condition | -10 | 10 | mA | ||
| Absolute sum of all input currents during overload condition | |100| | mA | |||
| Power dissipation | PDISS | 480 | mW | ||
Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions (VIN >VDD or VIN <V SS) thevoltage on VDD pins with respect to ground (V SS) must not exceed the valuesdefined by the absolute maximum ratings.
82C900 Features
* Two interface channels are implemented for the communication with a host device:
the Multiplexed Data/Address Bus can be used by an external CPU to read and write the TwinCAN's internal registers for initial configuration and control during normal operation. The standard Infineon Bus Mode and the Motorola Bus Mode can be handled.
alternatively, a Synchronous Serial Channel (SSC) may be selected to read out the initial TwinCAN's register configuration from a serial EEPROM. The SSC can be also used by an external control device (microcontroller, CPU, etc.) in order to exchange control and status information.
* Both communication channels are based on byte transfers. In order to minimize the communication overhead, all internal 16 bit and 32 bit wide registers can be accessed in Page Mode requiring only one address byte.
* Powerful initialization mechanism for all registers, the device can be configured via EEPROM, based on CAN messages or by an external host device.
* Additional input/output functionality controlled by CAN messages. The transmission of CAN messages can be triggered by input pins if the SSC is used for communication.
* The clock control unit can be supplied with an external clock. Alternatively, an on-chip oscillator may be used to generate a clock driving also an external device via an output pin.
* Power Saving features have been implemented. A Sleep Mode and a Power-Down Mode can be activated in order to minimize the power consumption. The clock control of the device can be controlled by CAN messages.
* The internal power saving status can be monitored at output pins. This allows flexible and powerful system partitioning.
* The Device Controller unit generates the internal target address by concatenating the contents of the PAGE register with the address delivered by the appropriate host read/write access.
* The Interrupt Control unit passes the interrupt requests generated by the TwinCAN controller to the external host via selectable output pins.
* The Port Control unit can be used to select the required functionality of the port pins operating as communication channel, CAN node function monitor, interrupt request line or general purpose I/O. Furthermore, the slew rate of pins configured for output operation can be adjusted via this module.
the Multiplexed Data/Address Bus can be used by an external CPU to read and write the TwinCAN's internal registers for initial configuration and control during normal operation. The standard Infineon Bus Mode and the Motorola Bus Mode can be handled.
alternatively, a Synchronous Serial Channel (SSC) may be selected to read out the initial TwinCAN's register configuration from a serial EEPROM. The SSC can be also used by an external control device (microcontroller, CPU, etc.) in order to exchange control and status information.
* Both communication channels are based on byte transfers. In order to minimize the communication overhead, all internal 16 bit and 32 bit wide registers can be accessed in Page Mode requiring only one address byte.
* Powerful initialization mechanism for all registers, the device can be configured via EEPROM, based on CAN messages or by an external host device.
* Additional input/output functionality controlled by CAN messages. The transmission of CAN messages can be triggered by input pins if the SSC is used for communication.
* The clock control unit can be supplied with an external clock. Alternatively, an on-chip oscillator may be used to generate a clock driving also an external device via an output pin.
* Power Saving features have been implemented. A Sleep Mode and a Power-Down Mode can be activated in order to minimize the power consumption. The clock control of the device can be controlled by CAN messages.
* The internal power saving status can be monitored at output pins. This allows flexible and powerful system partitioning.
* The Device Controller unit generates the internal target address by concatenating the contents of the PAGE register with the address delivered by the appropriate host read/write access.
* The Interrupt Control unit passes the interrupt requests generated by the TwinCAN controller to the external host via selectable output pins.
* The Port Control unit can be used to select the required functionality of the port pins operating as communication channel, CAN node function monitor, interrupt request line or general purpose I/O. Furthermore, the slew rate of pins configured for output operation can be adjusted via this module.
82C900 Connection Diagram
82C900
PDF/DataSheet Download
- Datasheet: 82C900
- File Size: 499979 KB
- Manufacturer: INFINEON [Infineon Technologies AG]
- Click here to Download
- ·82C206
- ETC [ETC]
- NEW ENHANCED AT DATA BOOK
- 4769219 KB
- ·82C211
- ETC [ETC]
- NEW ENHANCED AT DATA BOOK
- 4769219 KB
- ·82C212
- ETC [ETC]
- NEW ENHANCED AT DATA BOOK
- 4769219 KB
- ·82C215
- ETC [ETC]
- NEW ENHANCED AT DATA BOOK
- 4769219 KB
- ·82C237
- INTERSIL [Intersil Corporation]
- CMOS High Performance Programmable DMA Controller
- 162581 KB
- ·82C284
- INTERSIL [Intersil Corporation]
- Clock Generator and Ready Interface for 80C286 Processors
- 73921 KB
- ·82C284/883
- INTERSIL [Intersil Corporation]
- Clock Generator and Ready Interface for 80C286 Processors
- 227704 KB
- ·82C284883
- INTERSIL [Intersil Corporation]
- Clock Generator and Ready Interface for 80C286 Processors
- 227704 KB
82C900 Relative Products
82C89
The Intersil 82C89 Bus Arbiter is manufactured using a selfaligned silicon gate CMOS process (Scaled SAJI IV). This circuit, along with the 82C88 bus controller, provides full bus arbitration and control for multi-processor systems. The 82C89 is typically us...
82C883
The Intersil 82C284/883 is a clock generator/driver which provides clock signals for 80C286 processors and support components. 82C284/883 also contains logic to supply READY to the CPU from either asynchronous or synchronous sources and synchronous RESET fro...
82C88
The Intersil 82C88 is a high performance CMOS Bus Controllermanufactured using a self-aligned silicon gate CMOSprocess (Scaled SAJI IV). The 82C88 provides the controland command timing signals for 80C86, 80C88, 8086, 8088,8089, 80186, and 80188 based system...
82C87H
The Intersil 82C87H is a high performance CMOS OctalTransceiver manufactured using a self-aligned silicon gateCMOS process (Scaled SAJI IV). The 82C87H provides a fulleight-bit bi-directional bus interface in a 20 pin package. TheTransmit (T) control determi...
82C86H
The Intersil 82C86H is a high performance CMOS Octal Transceiver manufactured using a self-aligned silicon gate CMOS process (Scaled SAJI IV). The 82C86H provides a full eight-bit bi-directional bus interface in a 20 lead package. The Transmit (T) control de...
82C863
Hotspot Suppliers Product
AD73360ARZ
Price: 1.2-1.5 USD
six-input channel, analog front-end processor, 28-Lead SOIC, 44-Lead TQFP
SCN2681AC1A44
Price: 0.8-2 USD
DUART, 44 Pin, PLCC
ATMEGA8515-8AU
Price: 1.03-3.97 USD
low-power CMOS 8-bit microcontroller, 0 to 16 MHz, 2.7 to 5.5V, 200.0 mA, QFP
OPA2674
Price: 1-4 USD
220MHz, dual wideband, high output current, operational amplifier, current limit, 250MHz, 500mA, 2...
2SC2510
Price: 50-60 USD
SSB linear power amplifier, MODULE, 60V, 2~30MHz, Specified 28V, 28MHz characteristics
EPM240T100C5N
Price: 10-12 USD
IC MAX II, CPLD, 240 LE, 100-TQFP, instant-on, non-volatile, 440, 8.7 ns
MM74C906M
Price: 0.1-0.2 USD
Hex Open Drain N-Channel Buffer, SOP14, 14SOIC, 3 V ~ 15 V, Surface Mount
2SC3840
Price: 0.2-0.5 USD
2SC3840 - NPN SILICON POWER TRANSISTOR - NEC
2DI200A-050P
Price: 85-90 USD
power transistor module, high current, high DC current gain, insulated type, 600V
IT8712F
Price: 0.1-0.2 USD
QFP, Interface-based Super I/O, H/W Monitor, -0.5V to 7.0V, 300mW
MAX232CPE
Price: 0.78-0.9 USD
5V-Powered, Multichannel, RS-232 Drivers/Receiver, 16-DIP, -0.3V to +6V
A035CN02
Price: 0.1-1 USD
3.5 inch, color TFT-LCD panel, 4S2P, -0.3 to 7V, 150:1, 480×234, A035CN02
