AHA4210

Features: GENERAL:• Conforms to the ISO/IEC-CD 13818-1 MPEG-II transport layer protocol and Digital Video Broadcasting (DVB)FEC specification• Viterbi decoded data rates up to 62 Mbits/sec at any code rate• Programmable block size from 34 to 255 bytes• Multiplexed parallel ...

product image

AHA4210 Picture
SeekIC No. : 004278860 Detail

AHA4210: Features: GENERAL:• Conforms to the ISO/IEC-CD 13818-1 MPEG-II transport layer protocol and Digital Video Broadcasting (DVB)FEC specification• Viterbi decoded data rates up to 62 Mbits/s...

floor Price/Ceiling Price

Part Number:
AHA4210
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/26

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

GENERAL:
• Conforms to the ISO/IEC-CD 13818-1 MPEG-II transport layer protocol and Digital Video Broadcasting (DVB)FEC specification
• Viterbi decoded data rates up to 62 Mbits/sec at any code rate
• Programmable block size from 34 to 255 bytes
• Multiplexed parallel Intel 80C188 or serial I2C  protocol microprocessor interface
• Byte or serial data output
• On-Chip error rate monitor
• Programmable bypass modes for each of the major blocks
• Configured to DVB mode of operation on power-up
• 68 pin PLCC
VITERBI DECODER:
• Selectable decoder rates 1/2, 2/3, 3/4, 5/6, 6/7 and 7/8 or automatic acquire mode
• 3-Bit soft-decision decoder inputs
• Constraint length k=7
SYNCHRONIZATION CONTROL:
• Automatic synchronization capability for QPSK based demodulator
• Up to one sync byte per block
• Responds to inverted sync byte
REED-SOLOMON:
• t=1 through 8 in increments of 0.5
• Correction capability of up to 8 bytes
• Internal FIFOs
DEINTERLEAVER:
• Programmable convolutional deinterleaving (Ramsey II, Ramsey II modified or Forney) to depth I=16
• No external RAM required
ENERGY DISPERSAL:
• Selectable on-chip DVB specification Energy Dispersal
• Optional bypass mode
• Programmable seed



Application

• Satellite communications/VSAT
• DBS
• Military Communications



Pinout

  Connection Diagram


Specifications

ABSOLUTE MAXIMUM STRESS RATINGS
SYMBOL
CHARACTERISTICS
MIN
MAX
UNITS
TEST CONDITIONS
Tstg
Storage temperature
-55
150
 
Vdd
Supply voltage
-0.5
6.0
V
 
Vin
Input voltage
Vss-0.5
Vdd+0.5
V
 
Package: 68 pin PLCC



Description

The AHA4210, referred to as the RSVP, is a single-chip Forward Error Correction LSI device combining a Viterbi decoder, a Reed-Solomon decoder, a descrambler (energy dispersal) and a deinterleaver. The AHA4210 conforms to the MPEG-II transport layer protocol specified by ISO/IEC standard and FEC requirements of Digital Video Broadcasting (DVB) DT/8622/DVB and DT/8610/ III-B specification. These documents are referred to as the DVB specification.

The Viterbi decoder supports selectable code rates of 1/2, 2/3, 3/4, 5/6, 6/7 or 7/8 using industry standard puncturing algorithms. Viterbi decoded data rate is up to 62 Mbits/second at all code rates. The chip also performs byte alignment and block/ packet synchronization detecting sync bytes used in transmission. The descrambling function is selectable with a programmable seed or performed externally. Each functional block of AHA4210 may be bypassed giving more flexibility to a system designer.

Block size programmability, several code rate choices and programmable RS error correction capability of AHA4210 allows flexibility to a digital communications system designer incorporating Forward Error Correction into a receiver. Intel 80C188 multiplexed parallel or serial I2C protocol interface allows the system microprocessor to program internal registers and monitor channel performance.

This AHA4210 document contains key features, correction terms, functional description, signal functions, Related Technical Publications, DC and AC characteristics, pinout, package dimension and ordering information.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Memory Cards, Modules
Optoelectronics
Inductors, Coils, Chokes
Connectors, Interconnects
RF and RFID
View more