CD4031BMS

Features: • High Voltage Type (20V Rating)• Fully Static Operation: DC to 12MHz (typ.) at VDD - VSS = 15V• Standard TTL Drive Capability on Q Output• Recirculation Capability• Three Cascading Modes: Direct Clocking for High-Speed Operation Delayed Clocking for Reduced...

product image

CD4031BMS Picture
SeekIC No. : 004311261 Detail

CD4031BMS: Features: • High Voltage Type (20V Rating)• Fully Static Operation: DC to 12MHz (typ.) at VDD - VSS = 15V• Standard TTL Drive Capability on Q Output• Recirculation Capability...

floor Price/Ceiling Price

Part Number:
CD4031BMS
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/25

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• High Voltage Type (20V Rating)
• Fully Static Operation: DC to 12MHz (typ.) at VDD - VSS = 15V
• Standard TTL Drive Capability on Q Output
• Recirculation Capability
• Three Cascading Modes:
      Direct Clocking for High-Speed Operation
      Delayed Clocking for Reduced Clock Drive Requirements
      Additional 1/2 Stage for Slow Clocks
• 100% Tested For Quiescent Current at 20V
• Maximum Input Current of 1A at 18V Over Full Package-Temperature Range;
     100nA at 18V and +25oC
• Noise Margin (Over Full Package Temperature Range):
     1V at VDD = 5V
     2V at VDD = 10V
     2.5V at VDD = 15V
• 5V, 10V and 15V Parametric Ratings
• Meets All Requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"




Application

• Serial Shift Registers
• Time Delay Circuits



Pinout

  Connection Diagram


Specifications

DC Supply Voltage Range, (VDD)..0.5V to +20V (Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs .....................................................-0.5V to VDD +0.5V
DC Input Current, Any One Input.......................................................................±10mA
Operating Temperature Range ................. -55 to +125 Package Types D, F, K, H
Storage Temperature Range (TSTG).................................................. -65 to +150
Lead Temperature (During Soldering) ............................................................. +265
At Distance 1/16 ± 1/32 Inch (1.59mm ± 0.79mm) from case for 10s Maximum



Description

The CD4031BMS is a static shift register that contains 64 Dtype, master-slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage).

The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. CD4031BMS  Maximum clock frequencies up to 12MHz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031BMS has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The CD4031BMS MODE CONTROL input can also be used to select between two separate data sources. CD4031BMS Register packages can be cascaded and the clock lines driven directly for high-speed operation. Alternatively, a delayed clock output (CLD) is provided that enables cascading register packages while allowing reduced clock drive fan-out and transition-time requirements. A third cascading option makes use of the Q' output from the 1/2 stage, which is available on the next negative-going transition of the clock after the Q output occurs. This delayed output, like the delayed clock CLD, is used with clocks having slow rise and fall times.

The CD4031BMS is supplied in these 16 lead outline packages:
      Braze Seal DIP            H4X
      Frit Seal DIP                H1F
      Ceramic Flatpack         H6W




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Static Control, ESD, Clean Room Products
Tapes, Adhesives
803
Programmers, Development Systems
Optical Inspection Equipment
Resistors
View more