CY7C1319AV18

The CY7C1317AV18/CY7C1319AV18/CY7C1321AV18 are 1.8V Synchronous Pipelined SRAM equipped with DDR-II (Double Data Rate) architecture. The DDR-II consists of an SRAM core with advanced synchronous peripheral circuitry and a two-bit burst counter. Addresses for Read and Write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of C and C if provided, or on the rising edge of K and K if C/C are not provided. Each address location is associated with four 8-bit words in the case of CY7C1317AV18 that burst sequentially into or out of the CY7C1317AV18/CY7C1319AV18/CY7C1321AV18. The burst counter always starts with "00" internally in the case of CY7C1317AV18. On CY7C1319AV18 and CY7C1321AV18, the burst counter takes in the last two significant bits of the external address and bursts four 18-bit words in the case of CY7C1319AV18, and four 36-bit words in the case of CY7C1321AV18, sequentially into or out of the device.

Asynchronous inputs of CY7C1317AV18/CY7C1319AV18/CY7C1321AV18 include impedance match (ZQ).Synchronous data outputs (Q, sharing the same physical pins as the data inputs, D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately capturing data from each individual DDR-II SRAM CY7C1317AV18/CY7C1319AV18/CY7C1321AV18 in the system design. Output data clocks (C/C) enable maximum system clocking and data synchronization flexibility.

All synchronous inputs of CY7C1317AV18/CY7C1319AV18/CY7C1321AV18 pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the C or C input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.