Features: • Supports 117-MHz microprocessor cache systems with zero wait states• 128K by 32 common I/O• Fast clock-to-output times -7.5 ns (117-MHz version)• Two-bit wraparound counter supporting either interleaved or linear burst sequence• Separate processor and cont...
CY7C1338: Features: • Supports 117-MHz microprocessor cache systems with zero wait states• 128K by 32 common I/O• Fast clock-to-output times -7.5 ns (117-MHz version)• Two-bit wraparou...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C1338 is a 3.3V, 128K by 32 synchronous cache RAM designed to interface with high-speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 7.5 ns (117-MHz version). A 2-bit on-chip counter CY7C1338 captures the first address in a burst and increments the address automatically for the rest of the burst access.
The CY7C1338 allows both interleaved and linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses of CY7C1338 can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the address advancement (ADV) input.
A synchronous self-timed write mechanism is provided to simplify the write interface. A synchronous chip of CY7C1338 enable input and an asynchronous output enable input provide easy control for bank selection and output three-state control.