Features: • High-speed, low-power, first-in first-out (FIFO) memories• 64k x 9 (CY7C4281)• 128k x 9 (CY7C4291)• 0.5 micron CMOS for optimum speed/power• High-speed 100-MHz operation (10 ns read/write cycle times)• Low power -ICC=40 mA -ISB = 2 mA• Fully as...
CY7C4281: Features: • High-speed, low-power, first-in first-out (FIFO) memories• 64k x 9 (CY7C4281)• 128k x 9 (CY7C4291)• 0.5 micron CMOS for optimum speed/power• High-speed 100-...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
The CY7C4281/91 are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. The CY7C4281/91 are 9 bits wide. The CY7C4281/91 are pin-compatible to the CY7C42X1 Synchronous FIFO family. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.
The CY7C4281/91 have 9-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a free-running clock (WCLK) and two write-enable pins (WEN1, WEN2/LD).
When WEN1 is LOW and WEN2/LD is HIGH, data is written into the FIFO of the CY7C4281/91 on the rising edge of the WCLK signal. While WEN1, WEN2/LD is held active, data is continually written into the FIFO of the CY7C4281/91 on each WCLK cycle. The output port is controlled in a similar manner by a free-running read clock (RCLK) and two read enable pins (REN1, REN2). In addition, the CY7C4281/91 has an output enable pin (OE). The read (RCLK) and write (WCLK) clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 100 MHz are achievable. Depth expansion is possible using one enable input for system control, while the other enable is controlled by expansion logic to direct the flow of data.