EPM7128STI100-7N

PinoutDescriptionThe EPM7128STI100-7N is designed as one member of the MAX7000S programmable logic device family which is basedon Altera's second-generation MAX architecture.This EPM7128STI100-7N family has many features and some are lised here. (1) High-performance, EEPROM-based programmable logi...

product image

EPM7128STI100-7N Picture
SeekIC No. : 004337552 Detail

EPM7128STI100-7N: PinoutDescriptionThe EPM7128STI100-7N is designed as one member of the MAX7000S programmable logic device family which is basedon Altera's second-generation MAX architecture.This EPM7128STI100-7N fa...

floor Price/Ceiling Price

Part Number:
EPM7128STI100-7N
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/27

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Pinout

  Connection Diagram


Description

The EPM7128STI100-7N is designed as one member of the MAX7000S programmable logic device family which is based
on Altera's second-generation MAX architecture.

This EPM7128STI100-7N family has many features and some are lised here. (1) High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX architecture. (2) 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 joint test action group (JTAG) interface available in MAX 7000S devices ISP circuitry compatible with IEEE Std. 1532. (3) Includes 5.0-V MAX7000 devices and 5.0-V ISP-based MAX7000S devices. (4) Built-in JTAG boundary-scan test (BST) circuitry in MAX7000S devices with 128 or more macrocells. (5) Complete EPLD family with logic densities ranging from 600 to 5000 usable gates. (6) 5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect). (7) PCI-compliant devices available. (8) Open-drain output option in MAX7000S devices. (9) Programmable macrocell flipflops with individual clear, preset, clock, and clock enable controls. (10) Programmable power-saving mode for a reduction of over 50% in each macrocell. (11) Configurable expander product-term distribution, allowing up to 32 product terms per macrocell. That are all the main features.

Some spedifications of EPM7128STI100-7N have been concluded into several points as follow. (1) Its usable gates would be 2500. (2) Its macrocells would be 128. (3) Its logic array blocks would be 8. (4) Its maximum user I/O pins would be 100. (5) Its tPD would be 6ns. (6) Its tSU would be 3.4ns. (7) Its tFSU would be 2.5ns. (8) Its tCO1 would be 4ns. (9) Its fCNT would be 147.1MHz.

Also some absolute maximum ratings aboutEPM7128STI100-7N. (1) Its supply voltage would be min -2.0V and max 7.0V. (2) Its DC input voltage would be min -2.0V and max 7.0V. (3) Its DC output current, per pin would be min -25mA and max 25mA. (4) Its storage temperature range would be from -65°C to 135°C. (5) Its ambient temperature range would be from -65°C to 135°C. (6) Its junction temperature would be max 150°C. And so on. If you have any question or suggestion or want to know more information please contact us for details. Thank you!




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Crystals and Oscillators
Motors, Solenoids, Driver Boards/Modules
Cables, Wires
Soldering, Desoldering, Rework Products
Integrated Circuits (ICs)
View more