HM5259805B-75

Features: • 3.3 V power supply• Clock frequency: 133 MHz/100 MHz (max)• LVTTL interface• Single pulsed RAS• 4 banks can operate simultaneously and independently• Burst read/write operation and burst read/single write operation capability• Programmable burs...

product image

HM5259805B-75 Picture
SeekIC No. : 004363448 Detail

HM5259805B-75: Features: • 3.3 V power supply• Clock frequency: 133 MHz/100 MHz (max)• LVTTL interface• Single pulsed RAS• 4 banks can operate simultaneously and independently• ...

floor Price/Ceiling Price

Part Number:
HM5259805B-75
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/3

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• 3.3 V power supply
• Clock frequency: 133 MHz/100 MHz (max)
• LVTTL interface
• Single pulsed RAS
• 4 banks can operate simultaneously and independently
• Burst read/write operation and burst read/single write operation capability
• Programmable burst length: 1/2/4/8
• 2 variations of burst sequence
Sequential (BL = 1/2/4/8)
Interleave (BL = 1/2/4/8)
• Programmable CAS latency: 2/3
• Byte control by DQM : DQM (HM5259805B/HM5259405B)
                                   : DQMU/DQML (HM5259165B)
• Refresh cycles: 8192 refresh cycles/32 ms
• 2 variations of refresh
   Auto refresh
Self refresh



Pinout

  Connection Diagram


Description

The HM5259165B is a 512-Mbit SDRAM organized as 8388608-word × 16-bit × 4 bank. It  is a 512-Mbit SDRAM organized as 16777216-word × 8-bit × 4 bank. It is a 512-MbitSDRAM organized as 33554432-word × 4-bit × 4 bank. All inputs and outputs are referred to the rising edgeof the clock input. It is packaged in standard 54-pin plastic TSOP II.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Boxes, Enclosures, Racks
Memory Cards, Modules
RF and RFID
Integrated Circuits (ICs)
Line Protection, Backups
View more