Purchase HYB25D512400AT-6, In-stock HYB25D512400AT-6 From SeekIC.
Part Number: HYB25D512400AT-6
Description: The 512Mbit Double Data Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It i...
- Table of contents:
HYB25D512400AT-6
-
Suppliers
DataSheet
General Description
HYB25D512400AT-6 General Description
The 512Mbit Double Data Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM.
The 512Mbit Double Data Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512Mbit Double Data Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.
A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.
The 512Mbit Double Data Rate SDRAM operates from a differential clock (CK and CK; the crossing of CK going HIGH and CK going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.
The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst
access.
As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.
An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible.
Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.
HYB25D512400AT-6 Features
• Double data rate architecture: two data transfers per clock cycle
• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
• DQS is edge-aligned with data for reads and is center-aligned with data for writes
• Differential clock inputs (CK and CK)
• Four internal banks for concurrent operation
• Data mask (DM) for write data
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
• Burst Lengths: 2, 4, or 8
• CAS Latency: (1.5), 2, 2.5, 3
• Auto Precharge option for each burst access
• Auto Refresh and Self Refresh Modes
• 7.8s Maximum Average Periodic Refresh Interval
• 2.5 V (SSTL_2 compatible) I/O
• VDDQ = 2.5 V ± 0.2 V (DDR266A, DDR333)
• VDD = 2.5 V ± 0.2 V (DDR266, DDR333)
• P-TSOP66II-1 package
• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
• DQS is edge-aligned with data for reads and is center-aligned with data for writes
• Differential clock inputs (CK and CK)
• Four internal banks for concurrent operation
• Data mask (DM) for write data
• DLL aligns DQ and DQS transitions with CK transitions
• Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
• Burst Lengths: 2, 4, or 8
• CAS Latency: (1.5), 2, 2.5, 3
• Auto Precharge option for each burst access
• Auto Refresh and Self Refresh Modes
• 7.8s Maximum Average Periodic Refresh Interval
• 2.5 V (SSTL_2 compatible) I/O
• VDDQ = 2.5 V ± 0.2 V (DDR266A, DDR333)
• VDD = 2.5 V ± 0.2 V (DDR266, DDR333)
• P-TSOP66II-1 package
HYB25D512400AT-6 Connection Diagram
HYB25D512400AT-6
PDF/DataSheet Download
- Datasheet: HYB25D512400AT-6
- File Size: 2611477 KB
- Manufacturer: INFINEON [Infineon Technologies AG]
- Click here to Download
- ·HYB 3117805BJ-50
- 2M x 8 - Bit Dynamic RAM 2k Refresh
- 264407 KB
- ·HYB 3117805BJ-60
- 2M x 8 - Bit Dynamic RAM 2k Refresh
- 264407 KB
- ·HYB 3117805BJ-70
- 2M x 8 - Bit Dynamic RAM 2k Refresh
- 264407 KB
- ·HYB 3164160T-50
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 3164160T-60
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 3165160T-50
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 3165160T-60
- 4M x 16-Bit Dynamic RAM
- 376686 KB
- ·HYB 39S512160AT-7
- 512-Mbit Synchronous DRAM
- 735429 KB
HYB25D512400AT-6 Relative Products
HYB25D512400
The 512Mb DDR SDRAM HYB25D512400 is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM. The 512Mb DDR SDRAM HYB25D512400 uses a double-data-rate architecture to achieve high-speed oper...
HYB25D512160DT-6
HYB25D512160DT-5
HYB25D512160DF-6
HYB25D512160DF-5
HYB25D512160DEL-6
Hotspot Suppliers Product
LT1785AIN8
Price: 0.8-0.85 USD
60V fault protected, RS485/RS422 transceiver, fail safe receiver, 8-lead DIP, 18V, up to 128 nodes
LTC4055EUF
Price: 1-1.2 USD
USB power manager, Li-Ion battery charger, QFN, –0.3V to 6V, 1.6A, Low Loss, Load Dependent Charging
SKT1000/22EL2
Price: 1-100 USD
Line Thyristor, 2800V, 400A, SKT1000/22EL2
S-87050CF-VP-T1
Price: 0.1-1 USD
S-87050CF-VP-T1 SOT89-5 Seiko
XC2S30-5TQG144C
Price: 9-10 USD
SPARTAN-II, FPGA, 30K, 144-TQFP, 2.5V , –0.5 to 3.0 V, Second generation ASIC
SKKD105F12
Price: 30-40 USD
SKKD105F12, fast Diode Module, 2.05 V, 1 mA, hard sodered joints, Semikron
BD3816K1
Price: 1-2 USD
7ch Volume, 7ch input selector, QFP, low current consumption, 0 to -95dB, independent 7 channels
LM3S1968-IQC50-A2
Price: 4.58-6 USD
microcontroller, 256K, 100-LQFP, 32-bit, 50MHz, 0 to 4 V, LM3S1968-IQC50-A2
XC95288XL-10PQG208C
Price: 7.5-9.5 USD
CPLD, QFP-208, 3.3V
216-0683008
Price: 1-2 USD
BGA, Video chipset, 3.3V, ATI Technologies Inc. , 216-0683008
HFBR-2412TZ
Price: 10-20 USD
Low Cost, Miniature Fiber Optic Component, ZIP, 820 nm Wavelength Technology, Signal Rates up to 1...
TL16C450FN
Price: 2.5-6 USD
IC ASYNC COMM ELEMENT 44-PLCC - TL16C450FN
