Features: * Fully integrated PLL* 5 differential HSTL outputs* Selectable differential CLKx, nCLKx input pairs* CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HSTL, SSTL, HCSL* Output frequency range: 31.25MHz to 700MHz* Input frequency range: 31.25MHz to 700MH...
ICS8624: Features: * Fully integrated PLL* 5 differential HSTL outputs* Selectable differential CLKx, nCLKx input pairs* CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HS...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: • Accepts various HD and SD references including hsync,transport and pixel clock r...

The ICS8624 is a high performance, 1-to-5 Differential-to-HSTL zero delay buffer and a member of the HiPerClockS(TM) family of High Performance Clock Solutions from ICS. The ICS8624 has two selectable clock input pairs.
The CLK0, nCLK0 and CLK1, nCLK1 pair can accept most standard differential input levels. The VCO operates at a frequency range of 250MHz to 700MHz. Utilizing one of the outputs as feedback to the PLL, output frequencies up to 700MHz can be regenerated with zero delay with respect to the input. Dual reference clock inputs of the ICS8624 support redundant clock or multiple reference applications.