IDT88P8344

Features: • Functionality- Low speed to high speed SPI exchange device- Logical port (LP) mapping (SPI-3 <-> SPI-4) tables per direction- Per LP configurable memory allocation- Maskable interrupts for fatal errors- Fragment and burst length configurable per interface: min 16 bytes, max...

product image

IDT88P8344 Picture
SeekIC No. : 004373371 Detail

IDT88P8344: Features: • Functionality- Low speed to high speed SPI exchange device- Logical port (LP) mapping (SPI-3 <-> SPI-4) tables per direction- Per LP configurable memory allocation- Maskable ...

floor Price/Ceiling Price

Part Number:
IDT88P8344
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/24

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

• Functionality
- Low speed to high speed SPI exchange device
- Logical port (LP) mapping (SPI-3 <-> SPI-4) tables per direction
- Per LP configurable memory allocation
- Maskable interrupts for fatal errors
- Fragment and burst length configurable per interface: min 16 bytes, max 256 bytes
• Standard Interfaces
- Four OIF SPI-3: 8 or 32 bit, 19.44-133 MHz, 256 address range, 64
  concurrently active LPs per interface
- One OIF SPI-4 phase 2: 80 - 400 MHz, 256 address range, 256
  concurrently active LPs
- SPI-4 FIFO status channel options:
• LVDS full-rate
• LVTTL eighth-rate
- Compatible with Network Processor Streaming Interface (NPSI)
  NPE-Framer mode of operation
- SPI-4 ingress LVDS automatic bit alignment and lane de-skew over the
  entire frequency range
- SPI-4 egress LVDS programmable lane pre-skew 0.1 to 0.3 cycle
- IEEE 1149.1 JTAG
- Serial or parallel microprocessor interface for control and monitoring
• Full Suite of Performance Monitoring Counters
- Number of packets
- Number of fragments
- Number of errors
- Number of bytes
• Green parts available, see ordering information



Application

• Ethernet transport
• SONET / SDH packet transport line cards
• Broadband aggregation
• Multi-service switches
• IP services equipment



Specifications

Parameter Symbol Conditions Min.(1) Max.(1) Unit
Core Digital Supply Voltage VDDC18 VSS=0, AVSS=0, Tj=25°C -0.3 2.2 V
I/O Digital Supply Voltage VDDT33 -0.3 4.6 V
Analog Supply Voltage VDDC18 -0.3 3.6 V
Analog Supply Voltage VDDT33 -0.3 3.6 V
I/O Input Voltage for CMOS VinL -0.5 6.0 V
I/O Input Voltage for LVTTL VinL -0.5 6.0 V
I/O Output Voltage Vout -0.5 4.6 V
Latch-up Current IO - 100 mA
ESD Performance (HBM)   - 2000 V
Ambient Operating Temperature Ta(Industrial) -40 +85 °C
Ambient Operating Temperature Ta(Commercial) 0 +70 °C
Storage Temperature TS -65 +150 °C
NOTE:
1. Functional and tested operating conditions are given in Table Absolute Maximum Ratings are stress ratings only, and functional operation
at the maximum is not guaranteed. Stresses beyaond those listed may affect device reliability or cause permament damage to the device.



Description

The IDT88P8344 is a SPI (System Packet Interface) Exchange with four SPI- 3 interfaces and one SPI-4 interface. The data that enter on the low speed interface (SPI-3) are mapped to logical identifiers (LIDs) and enqueued for transmission over the high speed interface (SPI-4). The data that enter on the high speed interface (SPI-4) are mapped to logical identifiers (LIDs) and enqueued for transmission over a low speed interface (SPI-3). A data flow between SPI-3 and SPI-4 interfaces is accomplished with LID maps. The logical port addresses and number of entries in the LID maps may be dynamically configured. Various parameters of a data flow may be configured by the user such as buffer memory size and watermarks. In a typical application, the IDT88P8344 enables connection of multiple SPI-3 devices to a SPI-4 network processor. In other applications SPI-3 or SPI-4 devices may be connected to multiple SPI-3 network processors or traffic managers.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Power Supplies - External/Internal (Off-Board)
Test Equipment
RF and RFID
Programmers, Development Systems
Soldering, Desoldering, Rework Products
Computers, Office - Components, Accessories
View more