IP113A General Description
IP113A Features
` A 10/100BASE-TX/ 100BASE-FX converter
` Built in a 10/100BASE-TX transceiver
` Built in a PHY for 100BASE-FX
` Built in a 2-port switch
Pass all packets without address and CRC check (optional)
Supports modified cut-through frame forwarding for low latency
Supports pure converter mode data forwarding for extreme low latency
Supports flow control for full and half duplex operation
Bandwidth control
Forward 1600 bytes packet for management
Optional forward fragments
` Built in 128Kb RAM for data buffer
` Supports auto MDI-MDIX function
` Supports link fault pass through function
` Supports far end fault function
` LED display for link/activity, full/half, 10/100
` Built in a watchdog timer to monitor internal switch error
` Supports EEPROM Configuration
` 0.25u CMOS technology
` Single 2.5V power supply
` 48-pin LQFP package
IP113A Typical Application
·Un-managed converter
IP113A Connection Diagram
Map list: ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789All