LP621024D-T General Description
·The LP621024D-T is a low operating current 1,048,576- bit static random access memory organized as 131,072 words by 8 bits and operates on a single 5V power supply.
·Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.
·Two chip enable inputs are provided for POWER-DOWN and device enable and an output enable input is included for easy interfacing.
·Data retention is guaranteed at a power supply voltage as low as 2V.
LP621024D-T Maximum Ratings
VCC to GND ............................................ -0.5V to + 7.0V
IN, IN/OUT Volt to GND .................... -0.5V to VCC + 0.5V
Operating Temperature, Topr ................. -25 to + 85
Storage Temperature, Tstg................... -55 to + 125
Temperature Under Bias, Tbias............... -10 to + 85
Power Dissipation, PT ....................................... .....0.7W
Soldering Temp. & Time .............................260, 10 sec
LP621024D-T Features
` Single +5V power supply
` Access times: 55/70 ns (max.)
` Current: Very low power version: Operating: 70mA (max.) Standby: 50A (max.)
` Full static operation, no clock or refreshing required
` All inputs and outputs are directly TTL-compatible
` Common I/O using three-state output
` Output enable and two chip enable inputs for easy application
` Data retention voltage: 2V (min.)
` Available in 32-pin DIP, SOP TSOP and TSSOP (8 X 13.4mm) packages
LP621024D-T Connection Diagram
Map list: ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789All