MAX7000

Features: High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available MAX 7000S devices ISP circuitry compatible wi...

product image

MAX7000 Picture
SeekIC No. : 004412008 Detail

MAX7000: Features: High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture 5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149...

floor Price/Ceiling Price

Part Number:
MAX7000
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/5/9

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

High-performance, EEPROM-based programmable logic devices (PLDs) based on second-generation MAX® architecture
5.0-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface available MAX 7000S devices
ISP circuitry compatible with IEEE Std. 1532
Includes 5.0-V MAX 7000 devices and 5.0-V ISP-based MAX 7000S devices
Built-in JTAG boundary-scan test (BST) circuitry in MAX 7000S devices with 128 or more macrocells
Complete EPLD family with logic densities ranging from 600 to 5,000 usable gates (see Tables 1 and 2)
5-ns pin-to-pin logic delays with up to 175.4-MHz counter frequencies (including interconnect)
PCI-compliant devices available



Specifications

Symbol Parameter Conditions
Min
Max
Unit
VCC

VI
IOUT
TSTG
TAMB
TJ
Supply voltage

DC input voltage
DC output current, per pin
Storage temperature
Ambient temperature
Junction temperature
With respect to ground (2)


No bias
Under bias
Ceramic packages, under bias
PQFP and RQFP packages, under bias
2.0


2.0
25
65
65
7.0

7.0
25
150
135
150
135
V

V
mA
° C
° C
° C
° C



Description

The MAX7000 high-density, high-performance PLDs is based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROM-based MAX 7000 family provides 600 to 5,000 usable gates, ISP, pin-to-pin delays as fast as 5 ns, and counter speeds of up to 175.4 MHz. MAX 7000S devices in the -5, -6, -7, and -10 speed grades as well as MAX7000 and MAX 7000E devices in -5, -6, -7, -10P, and -12P speed grades comply with the PCI Special Interest Group (PCI SIG) PCI Local Bus Specification, Revision 2.2. See Table 3 for available speed grades.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Crystals and Oscillators
Cable Assemblies
Isolators
Resistors
Power Supplies - External/Internal (Off-Board)
Semiconductor Modules
View more