MFG:11000 Package Cooled:FUJITSU
MFG: 11000
Package Cooled: FUJITSU
Description: The MBM29LV160TE/BE is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M w...
The MBM29LV160TE/BE is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29LV160TE/BE is offered in a 48-pin TSOP (I), 48-pin CSOP and 48-ball FBGA packages. The device is designed to be programmed in-system with the standard system 3.0 V VCC supply. 12.0 V VPP and 5.0 V VCC are not required for write or erase operations. The device can also be reprogrammed in tandard EPROM programmers.
The standard MBM29LV160TE/BE offers access times of 70 ns, 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable (CE), write enable (WE), and output enable (OE) controls.
The MBM29LV160TE/BE is pin and command set compatible with JEDEC standard E2PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.
The MBM29LV160TE/BE is programmed by executing the program command sequence. This will invoke the Embedded ProgramTM* Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 0.5 seconds.
Erase is accomplished by executing the erase command sequence. This will invoke the Embedded EraseTM* Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before xecuting the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.
Any individual sector is typically erased and verified in 1.0 second. (If already preprogrammed.)within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.
(Continued)
|
Parameter |
Symbol |
Rating |
Unit | |
|
Min. |
Max. | |||
| Storage Temperature |
Tstg |
55 |
+125 |
|
| Ambient Temperature with Power Applied |
TA |
40 |
+85 |
|
| Voltage with Respect to Ground All pins except A9, OE, RESET (Note 1) |
VIN, VOUT |
0.5 |
VCC+0.5 |
V |
| Power Supply Voltage (Note 1) |
VCC |
0.5 |
+5.5 |
V |
| A9 , OE, and RESET (Note 2) |
VIN |
0.5 |
+13.0 |
V |
Notes: 1. Minimum DC voltage on input or l/O pins are 0.5 V. During voltage transitions, inputs may negative overshoot VSS to 2.0 V for periods of up to 20 ns. Maximum DC voltage on output and l/O pins are VCC +0.5 V.
During voltage transitions,outputs may positive overshoot to VCC +2.0 V for periods of up to 20 ns.
2. Minimum DC input voltage on A9, OE, and RESET pins are 0.5 V. During voltage transitions, A9, OE, and RESET pins may negative overshoot VSS to 2.0 V for periods of up to 20 ns. Maximum DC input voltage on A9, OE, and RESET
pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (VIN VCC) do not exceed 9 V.
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.
` 0.23 m m Process Technology
` Single 3.0 V read, program and erase
Minimizes system level power requirements
` Compatible with JEDEC-standard commands
Uses same software commands as E2 PROMs
` Compatible with JEDEC-standard world-wide pinouts
48-pin TSOP (I) (Package suffix: TN-Normal Bend Type, TR-Reversed Bend Type)
48-pin CSOP (Package suffix: PCV)
48-ball FBGA (Package suffix: PBT)
` Minimum 100,000 program/erase cycles
` High performance
70 ns maximum access time
` Sector erase architecture
One 8K word, two 4K words, one 16K word, and thirty-one 32K words sectors in word mode One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K bytes sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase
` Boot Code Sector Architecture
T = Top sector
B = Bottom sector
` Embedded EraseTM Algorithms
Automatically pre-programs and erases the chip or any sector
` Embedded ProgramTM Algorithms
Automatically programs and verifies data at specified address
` Data Polling and Toggle Bit feature for detection of program or erase cycle completion
` Ready/Busy output (RY/BY)
Hardware method for detection of program or erase cycle completion
` Automatic sleep mode
When addresses remain stable, automatically switches themselves to low power mode
` Low VCC write inhibit 2.5 V
` Erase Suspend/Resume
Suspends the erase operation to allow a read data and/or program in another sector within the same device
` Sector protection
Hardware method disables any combination of sectors from program or erase operations
` Sector Protection Set function by Extended sector Protection command
` Fast Programming Function by Extended command
` Temporary sector unprotection
Temporary sector unprotection via the RESET pin
` In accordance with CFI ( Common Flash Memory Interface)
MBM29LV160BE -12
PDF/DataSheet Download
The MBM29LV160B-80/-90/-12 is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each or 1M words of 16 bits each. The MBM29LV160T/B is offered in a 48-pin TSOP (I), 46-pin SON, 48-pin CSOP and 48-ball FBGA packages. The device is designed to...
The MBM29LV080A-90 is a 16M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each. The 1M bytes of data is divided into 32 sectors of 64K bytes of flexible erase capability. The 8 bits of data will appear on DQ0 to DQ7. The MBM29LV080A is offered...
The MBM29LV080A-70 is a 16M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each. The 1M bytes of data is divided into 32 sectors of 64K bytes of flexible erase capability. The 8 bits of data will appear on DQ0 to DQ7. The MBM29LV080A is offered...
The MBM29LV080A-12 is a 16M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each. The 1M bytes of data is divided into 32 sectors of 64K bytes of flexible erase capability. The 8 bits of data will appear on DQ0 to DQ7. The MBM29LV080A is offered...
The MBM29LV016T-90 is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each. TheMBM29LV016T/B is offered in a 40-pin TSOP packages. The device is designed to be programmed in-systemwith the standard system 3.0 V VCC supply. 12.0 V VPP and 5...
The MBM29LV016T-80 is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each. TheMBM29LV016T/B is offered in a 40-pin TSOP packages. The device is designed to be programmed in-systemwith the standard system 3.0 V VCC supply. 12.0 V VPP and 5...
Price: 0.8-1.3 USD
RELAY TELECOM 2A 5VDC SMD T/R
Price: 1.7-2.5 USD
16-DIP, controller, TriFault Detect, 200μA, PWM configurable, 18V, brown-out protection
Price: 1.6-2.8 USD
DSP Microcomputer, BGA, –0.3V to +2.2V
Price: 0.95-1.65 USD
CMOS, SOP-20, two multiplying digital-to-analog converter (DAC), 8-bit, 0V to +17V
Price: 8-9 USD
ACT 1 Series FPGAs A1020BPQ100C Actel QFP
Price: 0.1-1 USD
Grade A, 12.1", Color TFT-LCD, 246 (H) x 184.5 (V), 1 channel
Price: 1.5-2.5 USD
Microelectronic Power IC, HEXFET Power, MOSFET Photovoltaic Relay, Single Pole, Normally Open, 0-2...
Price: 1-2 USD
ETG81-050A - POWER TRANSISTOR MODULE - Fuji Electric
Price: 6980-7500 USD
FPGA, 1738-FCBGA, –0.75 to 4.05 V, ±100 mA, XC5VSX240T-1FF1738I, Xilinx, Inc
Price: 1-10 USD
Controller, SOP, 90ns
Price: 0.1-1 USD
Si-gate CMOS device, SOP, -0.5 to +7 V
Price: 0.235-0.25 USD
GPS amplifier, 6 pin minimold, bipolar analog IC, SOT363, 4.0V, 232mW
