MK74CG117BFLFTR General Description
16 OUTPUT LOW SKEW C
The MK74CG117B is a monolithic CMOS high-speed, low-skew clock driver that includes an on-chip PLL. Ideal for communications and other systems that require a large number of high-speed clocks, the unique combination of PLL and 16 low-skew outputs can eliminate oscillators and low skew buffers from systems.
The device has a number of built in multipliers, making it possible to run from one inexpensive, low-frequency crystal, and produce high-frequency clock outputs. Another selection allows the chip to run as a divider, dividing the input clock by two (or 4 using the mode select).
The device also has a buffered reference output, allowing multiple devices to be easily driven from one clock source.
Packaged as 28-pin SSOP (300 mil body)On-chip PLL generates output clocks up to 100 MHz from a simple crystal or clock input16 low-skew outputsOutput skew less than 250 ps on rising edgesAbility to configure as:
- 16 clocks at full frequency
- 12 at full and 4 at half frequency
- 8 at full and 8 at half frequency
Tri-state mode for Output Enable function3.3 V ±5% supply voltageIndustrial temperature version availableMK74CG117BFLFTR Maximum Ratings
| Temperature | C |
| Voltage | 3.3 V |
| Package | SSOP 48 |
| Speed | NA |
| Core Supply Voltage (VDD) | 3.3V |
| No. of Outputs | 16 |
| Min. Output Frequency | 8 |
| Min. Input Frequency | 8 |
| Output Supply Voltage (VDDO) | 3.3V |
| No. of Inputs | 1 |
| Input Style | Single Ended |
| Max. Output Frequency | 90MHz |
| Max. Input Frequency | 20MHz |
| Output Style | Single Ended |
| Temp. Grade | C |
| Supply Voltage | |
MK74CG117BFLFTR datasheet
Map list: ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789All