Features: • 1.8 V ± 0.1 V power supply for core (VDD)• 1.4 V to VDD power supply for I/O (VDDQ)• DLL circuitry for wide output data valid window and future frequency scaling• Separate independent read and write data ports with concurrent transactions• 100% bus...
R1Q2A3609: Features: • 1.8 V ± 0.1 V power supply for core (VDD)• 1.4 V to VDD power supply for I/O (VDDQ)• DLL circuitry for wide output data valid window and future frequency scalin...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
• 1.8 V ± 0.1 V power supply for core (VDD)
• 1.4 V to VDD power supply for I/O (VDDQ)
• DLL circuitry for wide output data valid window and future frequency scaling
• Separate independent read and write data ports with concurrent transactions
• 100% bus utilization DDR read and write operation
• Two-tick burst for low DDR transaction size
• Two input clocks (K and /K) for precise DDR timing at clock rising edges only
• Two output clocks (C and /C) for precise flight time and clock skew matching-clock and data delivered together to
receiving device
• Internally self-timed write control
• Clock-stop capability with s restart
• User programmable impedance output
• Fast clock cycle time: 4.0 ns (250 MHz)/5.0 ns (200 MHz)/6.0 ns (167 MHz)
• Simple control logic for easy depth expansion
• JTAG boundary scan
Parameter |
Symbol |
Rating |
Unit |
Notes |
Input voltage on any ball |
VIN |
−0.5 to VDD + 0.5 (2.5 V max.) |
V |
1,4 |
Input/output voltage |
VI/O |
−0.5 to VDDQ + 0.5 (2.5 V max.) |
V |
1,4 |
Core supply voltage |
VDD |
−0.5 to 2.5 |
V |
1,4 |
Output supply voltage |
VDDQ |
−0.5 to VDD |
V |
1,4 |
Junction temperature |
Tj |
+125 (max) |
°C |
|
Storage temperature |
TSTG |
−55 to +125 |
°C |
The R1Q2A3636 is a 1,048,576-word by 36-bit, the R1Q2A3618 is a 2,097,152-word by 18-bit, and the R1Q2A3609 is a 4,194,304-word by 9-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. R1Q2A3609 integrates unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. The R1Q2A3609 is suitable for applications which require synchronous operation, high speed, low voltage, high density and
wide bit configuration. These products are packaged in 165-pin plastic FBGA package.