Application1.1 General· Single chip digital solution for an 8 × speed CD-ROM controller chip· 10 Mbytes/s NCR53CF94 equivalent SCSI controller included· High-speed 80C32 microcontroller with 256 × 8 scratch-pad SRAM included· High performance CD-ROM interface logic· 128 pin QFP package.1.2 53CF94 ...
SAA7385: Application1.1 General· Single chip digital solution for an 8 × speed CD-ROM controller chip· 10 Mbytes/s NCR53CF94 equivalent SCSI controller included· High-speed 80C32 microcontroller with 256 × 8...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| VDD | digital supply voltage | -0.5 | +7 | V |
| Vi(max) | maximum input voltage on any pin | VSS - 0.5 | VDD + 0.5 | V |
| Vo | output voltage on any output | -0.5 | +7 | V |
| Tstg | storage temperature | -55 | +150 | °C |
The SAA7385 is a high integration ASIC that incorporates all of the digital electronics necessary to connect a CD
decoder to a SCSI host. An 80C32 microcontroller and a 53CF94 SCSI controller are embedded in the ASIC.
The following functions of SAA7385 are supported:
· Input clock doubler
· Block decoder
· CRC checking of Mode 1 and Mode 2, Form 1 sectors
· Red book audio pass through to SCSI
· Buffer manager
· Third-level error correction
· Sub-code and Q-channel support
· Dedicated S2B interface UART
· Embedded 80C32 microcontroller
· Embedded 53CF94 SCSI controller.
The SAA7385 uses a 33.8688 MHz clock and is capable of accepting data at eight times (n = 8 or 1.4 Mbytes/s) the
normal CD-ROM data rate.
Third level error correction hardware of SAA7385 is included to improve the correction efficiency of the system. The buffer manager hardware utilizes a ten-level arbitration unit and can stop the clock to the microcontroller to emulate a wait condition when necessary.
The SAA7385 comprises five major functional blocks:
· The 80C32 microcontroller is an industry standard core
· The 53CF94 is an industry standard core
· The front-end block connects to the external CD-60 based decoder and fully processes the incoming data stream to provide bytes of data that are stored in the external buffer
· The buffer manager block provides the address generation and timing control for the external DRAM buffer
· The ECC block performs the error correction functions in hardware on the data in the DRAM buffer.