SDA5642 General Description
SDA5642 Features
mC suitable VPS data editing direct from CVBS signal
n-channel MOS
Generating of the line synchronous 5-MHz clock for the time base and data clock by means of PLL operation
Very few external components necessary
Adaptative data separation
Frame signal recognition
Decoder for line 16
Bi-phase and start code checking
I2C-Bus interface
Operating voltage: 5 V
Video input signal level 1 . 2.0 Vpp
SDA5642 Connection Diagram
Map list: ABCDEFGHIJKLMNOPQRSTUVWXYZ 0123456789All