Features: ` Operating frequency: 240 MHz*1/200 MHz*1/167 MHz*2/133 MHz*2` Performance:- 430 MIPS (240 MHz), 360 MIPS (200 MHz)- 300 MIPS (167 MHz), 240 MIPS (133 MHz)- 1.2 GFLOPS (167 MHz), 0.93 GFLOPS (133 MHz)- 1.7 GFLOPS (240 MHz), 1.4 GFLOPS (200 MHz)` Superscalar architecture: Parallel execut...
SH7751: Features: ` Operating frequency: 240 MHz*1/200 MHz*1/167 MHz*2/133 MHz*2` Performance:- 430 MIPS (240 MHz), 360 MIPS (200 MHz)- 300 MIPS (167 MHz), 240 MIPS (133 MHz)- 1.2 GFLOPS (167 MHz), 0.93 GFL...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
Features: SpecificationsDescription This is the description of SH7708 Series: The SH7708, SH7708S,...

The SH7751 Series microprocessor, featuring a built-in PCI bus controller compatible with PCs and multimedia devices. The SuperHÔ* RISC engine is a Hitachi-original 32-bit RISC (Reduced Instruction Set Computer) microcomputer. The SuperHÔ RISC engine employs a fixed-length 16- bit instruction set, allowing an approximately 50% reduction in program size over a 32-bit instruction set.
The SH7751 Series feature the SH-4 CPU, which at the object code level is upwardly compatible with the SH-1, SH-2, and SH-3 microcomputers. The SH7751 Series have an instruction cache, an operand cache that can be switched between copy-back and write-through modes, a 4-entry fullassociative instruction TLB (table look aside buffer), and MMU (memory management unit) with 64-entry full-associative shared TLB.
The SH7751 Series also feature a bus state controller (BSC) that can be directly coupled to DRAM (page/EDO) and synchronous DRAM without external circuitry. Also, because of its builtin functions, such as PCI bus controller, timers, and serial communications functions, required for multimedia and OA equipment, use of the SH7751 Series enable a dramatic reduction in system costs.
The features of the SH7751 Series are summarized in table 1.1.
Note: * SuperH is a trademark of Hitachi, Ltd.