Features: ` Available in the Texas Instruments NanoFree™ Package` Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation` Ioff Supports Partial-Power-Down Mode Operation` Sub-1-V Operable` Max tpd of 1.8 ns at 1.8 V` Low Power Consumption, 10 mA at 1.8...
SN74AUC2G240: Features: ` Available in the Texas Instruments NanoFree™ Package` Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation` Ioff Supports Partial-Power-Do...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

| Symbol | Parameter |
Min |
Max |
Unit | |
| VCC | supply voltage |
-0.5 |
3.6 |
V | |
| VI | Input voltage range(2) |
-0.5 |
3.6 |
V | |
| IIK | input clamping current | VI < 0 |
-50 |
mA | |
| IOK | output clamping current | VO < 0 |
-50 |
mA | |
| VO | Voltage range applied to any output in the high-impedance or power-off state(2) | -0.5 | VCC + 0.5 | ||
|
VO |
Output voltage range(2) | 0.5 | 3.6 | V | |
| IO | output current |
±20 |
mA | ||
| Continuous current through VCC or GND |
±100 |
mA | |||
| JA | Package thermal impedance(3) | DCT package DCU package YZP package |
220 227 102 |
/W | |
| Tstg | storage temperature |
-65 |
150 |
||
(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress atings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended perating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.
This SN74AUC2G240 dual buffer/driver is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.
The SN74AUC2G240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.
This SN74AUC2G240 device is organized as two 1-bit buffers/drivers with separate output-enable (OE) inputs. When OE is low, the device passes data from the A input to the Y output. When OE is high, the outputs are in the high-impedance state.
SN74AUC2G240 NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
To ensure the SN74AUC2G240 high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.