Features: Available in the Texas InstrumentsNanoStar(TM) and NanoFree(TM) PackagesSupports 5-V VCC OperationInputs Accept Voltages to 5.5 VMax tpd of 4.2 ns at 3.3 VLow Power Consumption, 10-A Max ICCTypical VOLP (Output Ground Bounce)< 0.8 V at V = 3.3 VCC, TA = 25°CTypical VOHV (Output VOH Un...
SN74LVC2G80: Features: Available in the Texas InstrumentsNanoStar(TM) and NanoFree(TM) PackagesSupports 5-V VCC OperationInputs Accept Voltages to 5.5 VMax tpd of 4.2 ns at 3.3 VLow Power Consumption, 10-A Max I...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

This dual positive-edge-triggered D-type flip-flop SN74LVC2G80 is designed for 1.65-V to 5.5-V VCC operation.
When data at the SN74LVC2G80 data (D) input meets the setup time requirement, the data is transferred to the Q output on the ositive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
NanoStar(TM) and NanoFree(TM) package technology is a major breakthrough in IC packaging concepts, using the die as the package.
This device SN74LVC2G80 is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,off off preventing damaging current backflow through the device when it is powered down.