Features: Member of the Texas Instruments WidebusTM Family1-to-2 Outputs Support Stacked DDR DIMMsSupports SSTL_2 Data InputsOutputs Meet SSTL_2 Class II SpecificationsDifferential Clock (CLK andCLK ) InputsSupports LVCMOS Switching Levels on the RESET InputRESET Input Disables Differential InputR...
SN74SSTV32852: Features: Member of the Texas Instruments WidebusTM Family1-to-2 Outputs Support Stacked DDR DIMMsSupports SSTL_2 Data InputsOutputs Meet SSTL_2 Class II SpecificationsDifferential Clock (CLK andCLK...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
This 24-bit to 48-bit registered buffer SN74SSTV32852 is designed for 2.3-V to 2.7-V VCC operation.
All inputs are SSTL_2, except the LVCMOS reset ( RESET) input. All outputs are SSTL_2, Class II compatible.The SN74SSTV32852 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.
The device SN74SSTV32852 supports low-power standby operation. When RESETis low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.
To ensure defined outputs from the SN74SSTV32852 register before a stable clock has been supplied, RESET must be held in the low state during power up.