SpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . .0.5 V to VCC + 0.5 V Output voltage range, VO (see Notes 1 a...
SN74SSTV32867: SpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . . . . . . ...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.
This 26-bit registered buffer SN74SSTV32867 is designed for 2.3-V to 2.7-V VCC operation.
All SN74SSTV32867 inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled LVCMOS circuits optimized for unterminated DIMM loads.
The SN74SSTV32867 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.
The device SN74SSTV32867 supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET always must be held at a valid logic high or low level.
To ensure defined outputs from the rSN74SSTV32867 egister before a stable clock has been supplied, RESET must be held in the low state during power up.