SN74SSTV32867

SpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . .0.5 V to VCC + 0.5 V Output voltage range, VO (see Notes 1 a...

product image

SN74SSTV32867 Picture
SeekIC No. : 004499543 Detail

SN74SSTV32867: SpecificationsSupply voltage range, VCC or VDDQ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0.5 V to 3.6 VInput voltage range, VI (see Note 1) . . . . . . . . . . . . ...

floor Price/Ceiling Price

Part Number:
SN74SSTV32867
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/24

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Specifications

Supply voltage range, VCC or VDDQ  . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . .0.5 V to 3.6 V
Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . .0.5 V to VCC + 0.5 V
Output voltage range, VO (see Notes 1 and 2)  . . . . . . . . . . . . . . . . .  . . . . . .0.5 V to VDDQ + 0.5 V
Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .50 mA
Output clamp current, IOK (VO < 0 or VO > VDDQ)  . . . . . . . . . . . . . . . . . . . . . .  . . . . . .. . . . . .±50 mA
Continuous output current, IO (VO = 0 to VDDQ) . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . .. .. . . .±50 mA
Continuous current through each VCC, VDDQ, or GND  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .±100 mA
Package thermal impedance, JA (see Note 3)  . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . .  . .. . . .40°C/W
Storage temperature range, Tstg  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .65°C to 150°C



Description

This 26-bit registered buffer SN74SSTV32867 is designed for 2.3-V to 2.7-V VCC operation.

All SN74SSTV32867 inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are edge-controlled LVCMOS circuits optimized for unterminated DIMM loads.

The SN74SSTV32867 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The device SN74SSTV32867 supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET always must be held at a valid logic high or low level.

To ensure defined outputs from the rSN74SSTV32867 egister before a stable clock has been supplied, RESET must be held in the low state during power up.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Optical Inspection Equipment
Audio Products
Semiconductor Modules
Optoelectronics
Connectors, Interconnects
Programmers, Development Systems
View more