SPLC560C

Features: Both Segment Mode and Common Mode Number of LCD drive outputs: 160 Supply voltage for LCD drive: +15V to +30V Supply voltage for the logic system: +2.5V to +5.5V Low power consumption Low output impedance CMOS silicon gate process (P-type silicon substrate) Package: 188-pin TCP (Tape Ca...

product image

SPLC560C Picture
SeekIC No. : 004501216 Detail

SPLC560C: Features: Both Segment Mode and Common Mode Number of LCD drive outputs: 160 Supply voltage for LCD drive: +15V to +30V Supply voltage for the logic system: +2.5V to +5.5V Low power consumption Low...

floor Price/Ceiling Price

Part Number:
SPLC560C
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/30

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

Both Segment Mode and Common Mode
Number of LCD drive outputs: 160
Supply voltage for LCD drive: +15V to +30V
Supply voltage for the logic system: +2.5V to +5.5V
Low power consumption
Low output impedance
CMOS silicon gate process (P-type silicon substrate)
Package: 188-pin TCP (Tape Carrier Package) & Au bump chip
Common Mode
Built-in 160 bits bi-directional shift register (divisible into 80 bits X 2)
Shift clock frequency: 4.0MHz (Max.) (VDD = +2.5V to +5.5V)
Available in a single mode (160 bits shift register) or in a dual mode (80 bits shift register X 2)
   1). Y1 -> Y160 Single mode
   2). Y160 -> Y1 Single mode
   3). Y1 -> Y80, Y81 -> Y160 Dual mode
   4). Y160 -> Y81, Y80 - Y1 Dual mode
   The above 4 shift directions are pin-selectable
Shift register circuit reset function when DISPOFF active
Segment Mode
Shift clock frequency:
    1). 14MHz (Max.) (VDD = +5.0V±10%)
    2). 8.0MHz (Max.) (VDD = +2.5V to +4.5V)
Adopts a data bus system
4-bit/8-bit parallel input modes are selectable with a mode (MD) pin
Automatic transfer function of an enable signal
Automatic counting function which, in the chip select mode,causes the internal clock to be stopped by automatically counting 160 bit of input data
Line latch circuits are reset when DISPOFF active




Specifications

Parameter
Symbol
Conditions
Applicable Pins
Ratings
Unit
Supply voltage (1)
VDD
TA = +25
Referenced to VSS (0V)
VDD
-0.3 to +6.5
V
Supply voltage (2)
V0
V0L, V0R
-0.3 to +30
V
V12
V12L, V12R
V0-5.0 to V0+0.3
V
V43
V43L, V43R
-0.3 to V0+0.3
V
V5
V5L, V5R
-0.3 to V0+0.3
V
Input voltage
VI
DI7 - 0, XCK, LP, L/R, FR, MD, S/C,
EIO1, EIO2, DISPOFF
-0.3 to VDD+0.3
V
Storage temperature
TSTG
 
 
-45 to +125



Description

The SPLC560C is a 160-output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work-stations. Through the use of SST (Super Slim TCP) technology, it is ideal for substantially decreasing the size of the frame section of the LCD module. The SPLC560C is good both as a segment driver and a common driver,and it can create a low power consuming, high-resolution LCD.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Memory Cards, Modules
Optical Inspection Equipment
Circuit Protection
Static Control, ESD, Clean Room Products
Crystals and Oscillators
View more