SY89250V

DescriptionThe SY89250V is a differential PECL/ECL receiver/buffer in a space saving (2mm x 2mm) MLF package. The SY89250V device is functionally equivalent to the SY100EL16VC, but features a 70% smaller footprint. SY89250Vprovides a VBB output for either single-ended application or as a DC bias f...

product image

SY89250V Picture
SeekIC No. : 004510315 Detail

SY89250V: DescriptionThe SY89250V is a differential PECL/ECL receiver/buffer in a space saving (2mm x 2mm) MLF package. The SY89250V device is functionally equivalent to the SY100EL16VC, but features a 70% sm...

floor Price/Ceiling Price

Part Number:
SY89250V
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2025/12/23

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Description

The SY89250V is a differential PECL/ECL receiver/buffer in a space saving (2mm x 2mm) MLF package. The SY89250V device is functionally equivalent to the SY100EL16VC, but features a 70% smaller footprint. SY89250Vprovides a VBB output for either single-ended application or as a DC bias for AC-coupling to the device.

The SY89250V provides an /EN input which is synchronized with the data input (D) signal in a way that provides glitchless gating of the QHG and /QHG outputs. When the /EN signal is LOW, the input is passed to the outputs and the data output equals the data input. When the data input is HIGH and the /EN goes HIGH, it will force the QHG LOW and the /QHG HIGH on the next negative transition of the data input. If the data input is LOW when the /EN goes HIGH, the next data transition to a HIGH is ignored and QHG remains LOW and  /QHG remains HIGH. The next positive transition of the data input is not passed on to the data outputs under these conditions. The QHG and /QHG outputs remain in their disabled state as long as the /EN input is held HIGH. The /EN input has no influence on the /Q output and the data input is passed on (inverted) to this output whether /EN is HIGH or LOW. This configuration is ideal for crystal oscillator applications, where the oscillator can be free running and gated on and off synchronously without adding extra counts to the output.
All support documentation can be found on Micrel's web site at www.micrel.com.




Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
Cable Assemblies
Inductors, Coils, Chokes
Discrete Semiconductor Products
Optical Inspection Equipment
Boxes, Enclosures, Racks
Undefined Category
View more