Features: 3.3V power supply 1.9ns typical propagation delay 275MHz fMAX (clock bit stream, not pseudo-random) Differential LVPECL inputs Flow-through pinouts Internal input resistors: pulldown on IN, pulldown and pullup on /IN Q output will default LOW with inputs open VBB output Available in ultr...
SY89321L: Features: 3.3V power supply 1.9ns typical propagation delay 275MHz fMAX (clock bit stream, not pseudo-random) Differential LVPECL inputs Flow-through pinouts Internal input resistors: pulldown on IN...
SeekIC Buyer Protection PLUS - newly updated for 2013!
268 Transactions
All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

The SY89321L is a differential LVPECL-to-LVTTL translator requiring only a single +3.3V power. Because LVPECL (Low Voltage Positive ECL) levels are used, only +3.3V and ground are required. The SY89321L is functionally equivalent to the SY100EPT21L, but in an ultra-small 8-lead MLF™ package that features a 70% smaller footprint. This ultra-small package and low skew single gate design make the SY89321L ideal for applications that require the translation of a clock or data signal where minimal space, low power and low cost are critical.
VBB allows a differential, single-ended, or AC-coupled interface to the device. If used, the VBB output should be bypassed to VCC with 0.01F capacitor.Under open input conditions, the /IN will be biased at a VCC/2 voltage level and the IN input will be pulled to ground. This condition will force the Q output low to provide added stability.The SY89321L is compatible with positive ECL 100k logic levels.