Position: Home  > All Categories> Integrated Circuits (ICs) > T8208

T8208

Features: ` OC-12 data throughput on UTOPIA (16-bit) (independently on RX and TX UTOPIA)` Shared UTOPIA mode` UTOPIA Level 1 and 2 (8-bit/16-bit) cell-level handshake interface (ATM or PHY layers)` Multi-PHY (MPHY) operation` Programmable ATM layer supports up to 64 PHY ports` Egress SDRAM buffer ...

product image

T8208 Picture
See larger image
SeekIC No. : 004511540 Detail

T8208: Features: ` OC-12 data throughput on UTOPIA (16-bit) (independently on RX and TX UTOPIA)` Shared UTOPIA mode` UTOPIA Level 1 and 2 (8-bit/16-bit) cell-level handshake interface (ATM or PHY layers)` ...

T8208 Data Sheet

floor Price/Ceiling Price

Get Latest Price
Part Number:
T8208
Supply Ability:
5000

Price Break

  • Qty
  • 1~5000
  • Unit Price
  • Negotiable
  • Processing time
  • 15 Days
Total Cost: $ 0.00

SeekIC Buyer Protection PLUS - newly updated for 2013!

  • Escrow Protection.
  • Guaranteed refunds.
  • Secure payments.
  • Learn more >>

Month Sales

268 Transactions

Rating

evaluate  (4.8 stars)

Upload time: 2024/4/27

add to my favourite

Payment Methods

All payment methods are secure and covered by SeekIC Buyer Protection PLUS.

Notice: When you place an order, your payment is made to SeekIC and not to your seller. SeekIC only pays the seller after confirming you have received your order. We will also never share your payment details with your seller.
Product Details

Description



Features:

` OC-12 data throughput on UTOPIA (16-bit) (independently on RX and TX UTOPIA)
` Shared UTOPIA mode
` UTOPIA Level 1 and 2 (8-bit/16-bit) cell-level handshake interface (ATM or PHY layers)
` Multi-PHY (MPHY) operation
` Programmable ATM layer supports up to 64 PHY ports
` Egress SDRAM buffer support to extend UTOPIA output priority queues for 32K to 512K cells:
    - 128 queues configurable up to four queues per PHY with programmable sizes
    - Programmable number of UTOPIA output queues with four levels of priority
` Support of ATM traffic management via partial packet discard (PPD), forward explicit congestion notification (FECN), and the cell loss priority (CLP) bit
` Programmable slew rate GTL+ I/O:
    - Programmable as bus arbiter
    - 1.7 Gbits/s cell bus operation
` Flexible per port cell counters
` Cell header insertion with virtual path identifier (VPI) and virtual channel identifier (VCI) translation via external SRAM (up to 64K entries)
` Support of network node interface (NNI) and user network interface (UNI) header types with optional generic flow-control (GFC) insertion
` Optional sourcing of cell bus clocks from device
` LUT bypass option
` TX UTOPIA cell buffer increased to 256 cells for better queue management with SDRAM queue bypass option
` Ability for cell bus arbiter to mask devices on the cell bus
` Ability to modify cell bus priority based on RX PHY FIFO thresholds
` Programmable priority for control/data cells transmission onto cell bus
` Microprocessor access to all headers of control cell
` Ability to clear counters on read
` Simplified looping to any system device with a single register programming
` UTOPIA clock sourcing with additional settings
` Programmable operations and maintenance and resource management (OAM/RM) cell routing
` Support of multicast and broadcast cells per PHY
` Optional monitoring of misrouted cells
` Counters for dropped cells per queue
` Digital loopback before cell bus
` Microprocessor interface, supporting both Motorola ® and Intel® modes (multiplexed and nonmultiplexed)
` Control cell transmission and reception through microprocessor port
` Single 3.3 V power supply
` 3.3 V TTL I/O (5 V tolerant)
` 272-pin plastic ball grid array (PBGA) package
` Industrial temperature range (40 °C to +85 °C)
` Hot insertion capability
` Eight GPIO pins
` JTAG support
` Compatible with Transwitch CellBus®


Application

· Asymmetric digital subscriber line (ADSL) digital subscriber line access multiplexers (DSLAMs)
· Access gateways
· Access multiplexers/concentrators
· Multiservice platforms


Specifications

Parameter
Symbol
Min
Max
Unit
dc Supply Voltage with Respect to Ground
VDD
-
4.2
V
Input Voltage Range1
V11
VSS 0.3
VDD+0.3
V

Junction Temperature Range
TJ
0
125
°C
Storage Temperature
Tstg
40
160
°C
Maximum Power Dissipation (package limit)2
PD
55
!a2.
W



Customers Who Bought This Item Also Bought

Margin,quality,low-cost products with low minimum orders. Secure your online payments with SeekIC Buyer Protection.
You may also be interested in :
Switches
US32DMRJ
HBGQ22P-11ET
Soldering, Desoldering, Rework Products
TGK-900M-B
TGK-900M-1.6D
Programmers, Development Systems
ARDUINO IIC/I2C 液晶模块
JTAG-SMT2
Connectors, Interconnects
ASP-134488-01
WM4078-ND
Integrated Circuits (ICs)
TA8435H
1MB12-140
Inductors, Coils, Chokes
DR127-330-R
SD53-100-R
View more