HV5512PG, HV5522, HV5522J Selling Leads, Datasheet
MFG:SUPERTEX Package Cooled:QFP D/C:07+
HV5512PG, HV5522, HV5522J Datasheet download
Part Number: HV5512PG
MFG: SUPERTEX
Package Cooled: QFP
D/C: 07+
MFG:SUPERTEX Package Cooled:QFP D/C:07+
HV5512PG, HV5522, HV5522J Datasheet download
MFG: SUPERTEX
Package Cooled: QFP
D/C: 07+
Want to post a buying lead? If you are not a member yet, please select the specific/related part number first and then fill the quantity and your contact details in the "Request for Quotation Form" on the left, and then click "Send RFQ".Your buying lead can then be posted, and the reliable suppliers will quote via our online message system or other channels soon.
TOP
PDF/DataSheet Download
Datasheet: HV506
File Size: 475220 KB
Manufacturer: SUTEX [Supertex, Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HV5522
File Size: 473587 KB
Manufacturer: SUTEX [Supertex, Inc]
Download : Click here to Download
PDF/DataSheet Download
Datasheet: HV506
File Size: 475220 KB
Manufacturer: SUTEX [Supertex, Inc]
Download : Click here to Download
The HV55 and HV56 are low-voltage serial to high-voltage parallel converters with open drain outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic print heads, plasma panels, vacuum fluorescent, or large matrix LCD displays. These devices consist of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. Data is shifted through the shift register on the high to low transition of the clock.
The HV55 shifts in the counterclockwise direction when viewed from the top of the package, and the HV56 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE (latch enable), BL (blanking), or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored when LE is low.