PLL_clock_for_a_ADC1100_BCD_dual_slope_A_D_convener

Published:2009/7/21 23:16:00 Author:Jessie | From:SeekIC

PLL clock for a ADC1100/BCD dual-slope A/D convener (courtesy Analog Devices, Inc.).



Reprinted Url Of This Article:
http://www.seekic.com/circuit_diagram/A-D_D-A_Converter_Circuit/PLL_clock_for_a_ADC1100_BCD_dual_slope_A_D_convener.html

Print this Page | Comments | Reading(3)